首页 | 本学科首页   官方微博 | 高级检索  
文章检索
  按 检索   检索词:      
出版年份:   被引次数:   他引次数: 提示:输入*表示无穷大
  收费全文   428篇
  免费   5篇
  国内免费   20篇
电工技术   4篇
综合类   17篇
化学工业   16篇
金属工艺   49篇
机械仪表   77篇
建筑科学   8篇
矿业工程   1篇
能源动力   6篇
轻工业   8篇
石油天然气   9篇
武器工业   3篇
无线电   28篇
一般工业技术   11篇
冶金工业   6篇
原子能技术   1篇
自动化技术   209篇
  2022年   3篇
  2021年   2篇
  2020年   1篇
  2019年   3篇
  2018年   4篇
  2017年   2篇
  2016年   8篇
  2015年   11篇
  2014年   15篇
  2013年   19篇
  2012年   22篇
  2011年   26篇
  2010年   27篇
  2009年   15篇
  2008年   12篇
  2007年   37篇
  2006年   30篇
  2005年   35篇
  2004年   31篇
  2003年   28篇
  2002年   28篇
  2001年   17篇
  2000年   23篇
  1999年   18篇
  1998年   14篇
  1997年   7篇
  1996年   6篇
  1995年   4篇
  1994年   2篇
  1993年   1篇
  1992年   2篇
排序方式: 共有453条查询结果,搜索用时 140 毫秒
11.
伴随着GPGPU计算技术的不断发展,HPC高性能计算系统体系结构正在悄然发生着一场变革,这场变革为高性能计算发展提供了一个新的方向、CUDA是NIVIDIA公司提供的利用GPGPU进行并行运算应用开发的一套C语言编程平台,通过它可以利用特定显卡的高性能运算能力进行一些大规模高性能计算,有效提升计算机系统的使用效率,本文主要介绍GPU发展现状以及如何利用CUDA编程技术进行并行运算软件开发.  相似文献   
12.
By executing two or more threads concurrently, Simultaneous MultiThreading (SMT) architectures are able to exploit both Instruction-Level Parallelism (ILP) and Thread-Level Parallelism (TLP) from the increased number of in-flight instructions that are fetched from multiple threads. However, due to incorrect control speculations, a significant number of these in-flight instructions are discarded from the pipelines of SMT processors (which is a direct consequence of these pipelines getting wider and deeper). Although increasing the accuracy of branch predictors may reduce the number of instructions so discarded from the pipelines, the prediction accuracy cannot be easily scaled up since aggressive branch prediction schemes strongly depend on the particular predictability inherently to the application programs. In this paper, we present an efficient thread scheduling mechanism for SMT processors, called SAFE-T (Speculation-Aware Front-End Throttling): it is easy to implement and allows an SMT processor to selectively perform speculative execution of threads according to the confidence level on branch predictions, hence preventing wrong-path instructions from being fetched. SAFE-T provides an average reduction of 57.9% in the number of discarded instructions and improves the instructions per cycle (IPC) performance by 14.7% on average over the ICOUNT policy across the multi-programmed workloads we simulate. This paper is an extended version of the paper, “Speculation Control for Simultaneous Multithreading,” which appeared in the Proceedings of the 18th International Parallel and Distributed Processing Symposium, Santa Fe, New Mexico, April 2004.  相似文献   
13.
OpenLDAP性能测试分析与优化   总被引:1,自引:1,他引:0  
OpenLDAP是开源的LDAP服务器,在分布式目录服务中得到了广泛应用.详细分析了OpenLDAP目前所采用的独特"线程池"模式.通过比较OpenLDAP在不同模式下的性能差异,发现原模式对LDAP操作存在较大的响应延迟.进一步给出了改进的"线程池"模式,该改进模式能够降低LDAP操作响应延迟.最后通过仿真实验,表明改进模式可以明显改善OpenLDAP的性能.  相似文献   
14.
在分析了证券行情库结构的基础上,详细介绍了开发证券行情库实时传送系统的过程.  相似文献   
15.
强大的计算能力使得GPGPU在通用计算领域得到了广泛的应用。然而,GPGPU的SIMT(Single Instruction Multiple Threads)工作方式,使其执行效率受到应用中不一致分支行为(Branch Divergence)的严重影响。虽然人们提出了线程交换方法来减小分支带来的性能损失,但这种方法往往会引入额外的访存操作,不仅在一定程度上减少了线程交换优化的性能收益,还增加了功耗。首先举例说明线程交换范围对程序性能和功耗的影响;然后提出了一种减少线程交换所引入的额外访存操作的方法。实验表明,对于Reduction程序,当交换范围为256时,在性能平均损失为4%的情况下功耗降低幅度最大为7%;而对于Bitonic程序,当交换范围为256和512时,在没有功耗开销的情况下,性能分别最大提升了6.4%和5.3%。  相似文献   
16.
介绍了 Windows95操作系统中占先式多任务的概念和管理机制 ,重点讨论了在可视电话软件系统中多线程优先级的设置对系统性能的影响及优化策略  相似文献   
17.
本文讨论了在基于低端服务器上的语音应答系统中,如何平滑处理多个呼叫并发以优化系统响应的线程结构设计及调度策略。  相似文献   
18.
本文介绍与 NT服务相关的部件以及服务程序的架构,指出需要注意的问题,并给出了 示例程序。  相似文献   
19.
The objective of this research is to develop a new method of grinding process that can efficiently make concave profile of the worm thread smooth. The grinding is carried out using a wheel with curvature profile in the axial plane in the form of an arc of logarithmic spiral. The proposed method will provide maximum line of contact between the tool and the worm with minimum stress concentration at any point. The generating equation of the grinding tool profile and its arrangement with respect to the worm during thread grinding were determined.  相似文献   
20.
Continuously reducing transistor sizes and aggressive low power operating modes employed by modern architectures tend to increase transient error rates. Concurrently, multicore machines are dominating the architectural spectrum today in various application domains. These two trends require a fresh look at resiliency of multithreaded applications against transient errors from a software perspective. In this paper, we propose and evaluate a new metric called the Thread Vulnerability Factor (TVFTVF). A distinguishing characteristic of TVFTVF is that its calculation for a given thread (which is typically one of the threads of a multithreaded application) does not depend on its code alone, but also on the codes of the threads that share resources and data with that thread. As a result, we decompose TVFTVF of a thread into two complementary parts: local and remote. While the former captures the TVFTVF induced by the code of the target thread, the latter represents the vulnerability impact of the threads that interact with the target thread. We quantify the local and remote TVFTVF values for three architectural components (register file, ALUs, and caches) using a set of ten multithreaded applications from the Parsec and Splash-2 benchmark suites. Our experimental evaluation shows that TVFTVF values tend to increase as the number of cores increases, which means the system becomes more vulnerable as the core count rises. We further discuss how TVFTVF metric can be employed to explore performance–reliability tradeoffs in multicores. Reliability-based analysis of compiler optimizations and redundancy-based fault tolerance are also mentioned as potential usages of our TVFTVF metric.  相似文献   
设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司  京ICP备09084417号