全文获取类型
收费全文 | 5891篇 |
免费 | 636篇 |
国内免费 | 554篇 |
专业分类
电工技术 | 679篇 |
综合类 | 594篇 |
化学工业 | 244篇 |
金属工艺 | 302篇 |
机械仪表 | 390篇 |
建筑科学 | 332篇 |
矿业工程 | 137篇 |
能源动力 | 176篇 |
轻工业 | 117篇 |
水利工程 | 1361篇 |
石油天然气 | 71篇 |
武器工业 | 50篇 |
无线电 | 1553篇 |
一般工业技术 | 309篇 |
冶金工业 | 119篇 |
原子能技术 | 34篇 |
自动化技术 | 613篇 |
出版年
2024年 | 17篇 |
2023年 | 79篇 |
2022年 | 139篇 |
2021年 | 156篇 |
2020年 | 172篇 |
2019年 | 148篇 |
2018年 | 121篇 |
2017年 | 221篇 |
2016年 | 246篇 |
2015年 | 281篇 |
2014年 | 426篇 |
2013年 | 369篇 |
2012年 | 460篇 |
2011年 | 519篇 |
2010年 | 366篇 |
2009年 | 400篇 |
2008年 | 366篇 |
2007年 | 436篇 |
2006年 | 373篇 |
2005年 | 299篇 |
2004年 | 254篇 |
2003年 | 228篇 |
2002年 | 209篇 |
2001年 | 176篇 |
2000年 | 131篇 |
1999年 | 99篇 |
1998年 | 88篇 |
1997年 | 62篇 |
1996年 | 64篇 |
1995年 | 48篇 |
1994年 | 28篇 |
1993年 | 21篇 |
1992年 | 20篇 |
1991年 | 7篇 |
1990年 | 14篇 |
1989年 | 8篇 |
1988年 | 8篇 |
1987年 | 8篇 |
1986年 | 1篇 |
1985年 | 2篇 |
1984年 | 4篇 |
1983年 | 3篇 |
1982年 | 2篇 |
1980年 | 1篇 |
1977年 | 1篇 |
排序方式: 共有7081条查询结果,搜索用时 0 毫秒
71.
介绍了一种基于ATmegal6单片机控制的门禁控制系统的硬件和软件设计方法,该系统以直流电机为执行器;系统首先对光电编码器的脉冲信号进行采样,经ATmega16单片机中PID算法处理后产生PWM信号驱动直流电机,以此实现对控制门禁的开关时序和转速的调节控制;同时又有外连设备可供用户根据实际需要来改变系统参数,达到最合理配置;实验结果表明,该方法可以在生产中推广应用. 相似文献
72.
理论分析了MOSFET关态泄漏电流产生的物理机制,深入研究了栅氧化层厚度为1.4nm MOSFET传统关态下边缘直接隧穿栅泄漏现象.结果表明:边缘直接隧穿电流服从指数变化规律;传统关态下边缘直接隧穿对长沟道器件的影响大于短沟道器件;衬底反偏在一定程度上减小边缘直接隧穿泄漏电流. 相似文献
73.
随着处理器架构的发展,高性能异构多核处理器不断涌现.由于高性能异构多核处理器的设计十分复杂,为了降低设计风险,缩短验证周期,提前进行软件开发,复现硅后问题等,通常需要搭建现场可编程门阵列(field programmable gate array, FPGA)的原型验证平台,并基于FPGA平台开展种类繁多,功能各异的软硬协同验证和调试工作.提出的基于同构FPGA平台对异构多核高性能处理器的FPGA调试、验证方法,有效地利用了异构多核处理器的架构特征,同构FPGA的对称特点,以层次化的方法自顶向下划分FPGA,自底向上构建FPGA平台.结合差速桥、自适应延迟调节、内嵌的虚拟逻辑分析仪(virtual logic analyzer, VLA)等技术可快速完成FPGA平台的点亮(bring-up)和部署.所提出的多核互补,核间替换模拟的调试SHELL等方法可以快速完整地对目标高性能异构多核处理器进行FPGA验证.通过该FPGA原型验证平台,成功地完成了硅前验证,软硬件协同开发和测试,硅后问题复现工作,并为下一代处理器架构设计提供了快速的硬件平台. 相似文献
74.
75.
针对多重信号分类(MUSIC)算法计算复杂度高,难以实时实现的特点,给出了适用于均匀线阵的实数化预处理算法和实用的空间谱定义,并选择了适合FPGA硬件实现的特征值分解算法,给出了MUSIC算法FPGA实现的整体架构。仿真实验结果表明,该FPGA实现能够完成MUSIC算法的准确、快速计算。 相似文献
76.
为了研究侧壁隔离层对闪存器件可靠性的影响,分别制备了Si3N4和SiO2-Si3N4-SiO2-Si3N4 (ONON)复合层作为栅侧壁隔离层的45 nm或非闪存(NOR flash)器件,对编程后、循环擦写后的闪存器进行栅极干扰的测试,讨论了不同栅侧壁隔离层对栅极干扰的影响.结果表明,虽然纯氧化硅隔离层可减少NOR自对准接触孔(SAC)刻蚀时对侧壁隔离层的损伤,但其在栅极干扰时在氧化物-氮化物-氧化物(ONO)处有更高的电场,从而在栅干扰后阈值电压变化较大,且由于在擦写操作过程中会陷入电荷,这些电荷在大的栅极电压和长时间的栅干扰作用下均会对闪存器的可靠性产生负面的影响.ONON隔离层的闪存器无可靠性失效.因此以ONON作为侧壁隔离层比以纯氮化硅作为侧壁隔离层的闪存器件具有更好的栅干扰性能. 相似文献
77.
Byoung-Gue Min Jong-Min Lee Hyung Sup Yoon Woo-Jin Chang Jong-Yul Park Dong Min Kang Sung-Jae Chang Hyun-Wook Jung 《ETRI Journal》2023,45(1):171-179
We have developed an InAlAs/InGaAs metamorphic high electron mobility transistor device fabrication process where the gate length can be tuned within the range of 0.13 μm–0.16 μm to suit the intended application. The core processes are a two-step electron-beam lithography process using a three-layer resist and gate recess etching process using citric acid. An electron-beam lithography process was developed to fabricate a T-shaped gate electrode with a fine gate foot and a relatively large gate head. This was realized through the use of three-layered resist and two-step electron beam exposure and development. Citric acid-based gate recess etching is a wet etching, so it is very important to secure etching uniformity and process reproducibility. The device layout was designed by considering the electrochemical reaction involved in recess etching, and a reproducible gate recess etching process was developed by finding optimized etching conditions. Using the developed gate electrode process technology, we were able to successfully manufacture various monolithic microwave integrated circuits, including low noise amplifiers that can be used in the 28 GHz to 94 GHz frequency range. 相似文献
78.
79.
本文提出了一种超低比导通电阻(Ron,sp) SOI槽栅凹漏MOSFET(TGRD MOSFET)。正向导通时,槽栅和凹漏的结构增加了导电区域,缩短了电流流经的路径,从而降低了比导通电阻。并且此结构中采用了RESURF结构提高了漂移区浓度,进一步降低了比导通电阻。当TGRD MOSFET的半个元胞尺寸为6.5μm时,它的击穿电压为97V,Ron,sp为0.985mΩ.cm2。与SOI槽栅MOSFET(TG MOSFET)和常规MOSFET(Conventional MOSFET)相比,在相同的BV下,TGRD MOSFET的Ron,sp分别地降低了46%和83%。或者在相同的Ron,sp下,与SOI槽栅槽漏MOSFET(TGTD MOSFET)相比, BV提高了37%。 相似文献
80.
Mihai Sima Sorin Cotofaná Jos T. J. Van Eijndhoven Stamatis Vassiliadis Kees Vissers 《The Journal of VLSI Signal Processing》2005,39(3):195-212
This paper presents a TriMedia processor extended with an IDCT reconfigurable design, and assesses the performance gain such an extension has when performing MPEG-2 decoding. We first propose the skeleton of an extension of the TriMedia architecture, which consists of a Field-Programmable Gate Array (FPGA)-based Reconfigurable Functional Unit (RFU), a Configuration Unit managing the reconfiguration of the RFU, and their associated instructions. Then, we address the computation of the 8 × 8 (2-D) IDCT on such extended TriMedia and propose a scheme to implement the 1-D IDCT operation on the RFU. When mapped on an ACEX EP1K100 FPGA from Altera, the proposed 1-D IDCT exhibits a latency of 16 and a recovery of 2 TriMedia@200 MHz cycles, and occupies 45% of the logic cells of the device. By configuring the 1-D IDCT on the RFU at application launch-time, the IEEE-compliant 2-D IDCT can be computed with the throughput of 1/32 IDCT/cycle. This figure translates to an improvement over the standard TriMedia of more than 40% in terms of computing time when 2-D IDCT is carried out in the framework of MPEG-2 decoding. Finally, the proposed reconfigurable IDCT is compared to a number of existing designs.Mihai Sima was born in Bucharest, Romania. He received the MS degree in Electrical Engineering from Politehnica University of Bucharest, and the Ph.D. degree in Electrical Engineering from Delft University of Technology, The Netherlands. He had been with the Microelectronics Company in Bucharest for 3 years, where he was involved in instrumentation electronics for integrated circuit testing. Subsequently, he joined the Telecommunications Department of Politehnica University of Bucharest, where he had been involved in digital signal processing and speech recognition for 6 years. More recently, he had been with the Faculty of Electrical Engineering, Mathematics, and Computer Science, Delft University of Technology, where he worked on reconfigurable architectures for mediaprocessing domain. He is currently an assistant professor with the Department of Electrical and Computer Engineering, University of Victoria, B.C., Canada. His research interests include computer architecture, reconfigurable computing, embedded systems, digital signal processing, and speech recognition.Sorin D. Coofan was born in Mizil, Romania. He received the MS degree in Computer Science from the Politehnica University of Bucharest, Romania, and the Ph.D. degree in Electrical Engineering from Delft University of Technology, The Netherlands. He had worked with the Research & Development Institute for Electronic Components (ICCE) in Bucharest for a decade, being involved in structured design of digital systems, design rule checking of ICs layout, logic and mixed-mode simulation of electronic circuits, testability analysis, and image processing. He is currently an associate professor with the Faculty of Electrical Engineering, Mathematics, and Computer Science, Delft University of Technology, The Netherlands. His research interests include computer arithmetic, parallel architectures, embedded systems, reconfigurable computing, nano-electronics, neural networks, computational geometry, and computer aided design.Jos T.J. van Eijndhoven was born in Roosendaal, The Netherlands. He studied Electrical Engineering at the Eindhoven University of Technology, The Netherlands, obtaining the M.Sc. and Ph.D. degrees in 1981 and 1984, respectively, for a work on piecewise linear circuit simulation. Then, he became a senior research member in the design automation group of the Eindhoven University of Technology. In 1986 he spent a sabbatical period at the IBM Thomas J. Watson Research Laboratory, Yorktown Heights, New York, for research on high level synthesis. In 1998 he joined Philips Research Laboratories in Eindhoven, The Netherlands, to work on the architectural design of programmable multimedia hardware and the associated mapping of media processing applications.Stamatis Vassiliadis was born in Manolates, Samos, Greece. He is a professor with the Faculty of Electrical Engineering, Mathematics, and Computer Science, Delft University of Technology, The Netherlands. He has also served in the faculties of Cornell University, Ithaca, NY, and the State University of New York (S.U.N.Y.), Binghamton, NY.He hadworked for a decade with IBM in the AdvancedWorkstations and Systems laboratory in Austin TX, the Mid-Hudson Valley Laboratory in Poughkeepsie, NY, and the Glendale Laboratory in Endicott, NY. In IBM he was involved in a number of projects regarding computer design, organizations, and architectures and the leadership to advanced research projects. A number of his design and implementation proposals have been implemented in commerciallyavailable systems and processors including the IBM 9370 model 60 computer system, the IBM POWER II, the IBM AS/400 Models 400, 500, and 510, Server Models 40S and 50S, the IBM AS/400 Advanced 36, and the IBM S/390 G4 and G5 computer systems. For his work, he received numerous awards including 23 levels of Publication Achievement Awards, 15 levels of Invention Achievement Awards and an Outstanding Innovation Award for Engineering/Scientific Hardware Design in 1989. In 1990 he has been awarded the highest number of USA patents in IBM, six of his 70 USA patents being rated with the highest patent ranking in IBM.Kees A. Vissers graduated the Delft University of Technology, receiving his M.Sc. in 1980. He started directly with Philips Research Laboratories in Eindhoven where he was involved in highlevel simulation and high-level synthesis. He had been heading the research on hardware/software co-design and system level design for many years, and had a significant contribution to the TriMedia VLIW processor. From 1987 till 1988 he was a visiting researcher at Carnegie Mellon University, Pittsburgh, Pennsylvania, with the group of Don Thomas. He is currently a Research Fellow with University of California at Berkeley, Department of Electrical Engineering and Computer Sciences. His research interests include video processing, embedded media processing systems, and reconfigurable computing. 相似文献