全文获取类型
收费全文 | 309篇 |
免费 | 42篇 |
国内免费 | 6篇 |
专业分类
电工技术 | 26篇 |
综合类 | 31篇 |
化学工业 | 1篇 |
机械仪表 | 12篇 |
矿业工程 | 1篇 |
武器工业 | 6篇 |
无线电 | 183篇 |
一般工业技术 | 6篇 |
冶金工业 | 1篇 |
原子能技术 | 3篇 |
自动化技术 | 87篇 |
出版年
2024年 | 2篇 |
2023年 | 2篇 |
2022年 | 2篇 |
2021年 | 6篇 |
2020年 | 11篇 |
2019年 | 2篇 |
2018年 | 4篇 |
2017年 | 8篇 |
2016年 | 8篇 |
2015年 | 7篇 |
2014年 | 28篇 |
2013年 | 20篇 |
2012年 | 31篇 |
2011年 | 39篇 |
2010年 | 38篇 |
2009年 | 30篇 |
2008年 | 30篇 |
2007年 | 27篇 |
2006年 | 19篇 |
2005年 | 12篇 |
2004年 | 12篇 |
2003年 | 5篇 |
2002年 | 3篇 |
2001年 | 1篇 |
1999年 | 3篇 |
1998年 | 1篇 |
1996年 | 2篇 |
1993年 | 1篇 |
1992年 | 2篇 |
1989年 | 1篇 |
排序方式: 共有357条查询结果,搜索用时 15 毫秒
31.
基于CORDIC的一种高速实时定点FFT的FPGA实现 总被引:10,自引:1,他引:9
本文论述了一种利用CORDIC算法在FPGA上实现高速实时定点FFF的设计方案。利用CORDIC算法来实现复数乘法,与使用乘法器相比降低了系统的资源占用率,提高了系统速度[1]。设计基于基4时序抽取FFT算法,采用双端口内置RAM和流水线串行工作方式。本设计针对256点、24位长数据进行运算,在XilnxSpartan2E系列的xc2s300e器件下载验证通过,完成一次运算约为12μs,可运用于高速DSP、数字签名算法等对速度要求高的领域。 相似文献
32.
This paper considers partial-column radix-2 FFT processors and realizations of butterfly operations. The area and power-efficiency
of butterfly units to be used in the proposed processor organization based on bit-parallel multipliers, distributed arithmetic,
and CORDIC are analyzed and compared. All the selected butterfly units are synthesized onto the same 0.11 μ ASIC technology
allowing the results to be compared. The proposed processor organization permits the area of the FFT implementation to be
traded against the computation time, thus the final structure can be easily tailored according to the requirements of the
given application. The power consumption comparison shows that butterflies based on bit-parallel multipliers are power-efficient
but have limitations on clock frequency. Butterflies based on distributed arithmetic could be used when higher clock frequencies
are used. If extremely long FFTs are needed, the CORDIC based butterflies are applicable.
Jarmo Takala received his M.Sc. (hons) degree in Electronics and Dr.Tech. degree in Information Technology from Tampere University of
Technology, Tampere, Finland (TUT) in 1987 and 1999, respectively. From 1992 to 1996, he was a Research Scientist at VTT-Automation,
Tampere, Finland. Between 1995 and 1996, he was a Senior Research Engineer at Nokia Research Center, Tampere, Finland. From
1996 to 1999, he was a Researcher at TUT. Currently, he is Professor in Computer Engineering at TUT and head of the Insitute
of Digital and Computer Systems of TUT. His research interests include circuit techniques, parallel architectures, and design
methodologies for digital signal processing systems.
Konsta Punkka received his M.Sc. degree (hons) in Electrical Engineering from Tampere University of Technology (TUT), in 2002. He is currently
working towards his Dr.Tech. degree as a research scientist in the Institute of Digital and Computer Systems at TUT. His research
interests include optimization and implementation of DSP architectures. 相似文献
33.
In this contribution we present a new CORDIC architecture called ‘semi-flat’ which reduces considerably the latency time and the amount of hardware. In our semi-flat architecture the first rotations are executed with an unfolded scheme but the remaining iterations are flattened using a fast redundant addition tree. Detailed comparisons with other major contributions show that our semi-flat redundant CORDIC is 30% faster and occupy 39% less silicon area. 相似文献
34.
讨论了复杂128点FFT处理器的并行和旋转结构。VLSI实现FFT适用于超高速数据处理。随着新的VLSI技术的发展,高速处理和低功耗设计成为现实。使用CORDIC旋转处理器可以优化面积和速度的设计,在不降低数据处理速度的基础上,这种FFT仅仅使用了5.3万等效逻辑门。 相似文献
35.
Parameterized High Throughput Function Evaluation for FPGAs 总被引:1,自引:0,他引:1
This paper presents parameterized module-generators for pipelined function evaluation using lookup tables, adders, shifters, multipliers, and dividers. We discuss trade-offs involved between (1) full-lookup tables, (2) bipartite (lookup-add) units, (3) lookup-multiply units, (4) shift-and-add based CORDIC units, and (5) rational approximation. Our treatment mainly focuses on explaining method (3), and briefly covers the background of the other methods. For lookup-multiply units, we provide equations for estimating approximation errors and rounding errors which are used to parameterize the hardware units. The resources and performance of the resulting design can be estimated given the input parameters. A selection of the compared methods are implemented as part of the current PAM-Blox module generation environment. An example shows that the lookup-multiply unit produces competitive designs with data widths up to 20 bits when compared with shift-and-add based CORDIC units. Additionally, the lookup-multiply method or rational approximation can produce efficient designs for larger data widths when evaluating functions not supported by CORDIC. 相似文献
36.
设计实现了一种基于CORDIC算法和乘法器的直接数字频率合成器。采用混合旋转算法实现相位幅度转换,最高工作频率达到400MHz。在算法级,将DDFS中需要执行的π/4旋转操作分成两次旋转完成,第一次旋转采用CORDIC算法,第二次旋转采用乘法器来完成,同时采用流水线结构来实现累加器,提高整体性能。在晶体管级,采用DPL(Double-pass-transistor logic)逻辑实现基本电路单元,减少延迟提高速度。经0.35μmCMOS工艺流片,在400MHz的工作频率下,输出信号在80MHz处,SFDR为76.47dB,整个芯片面积为3.4mm×3.8mm。 相似文献
37.
38.
基于FPGA的宽带数字信道化接收机的设计 总被引:2,自引:1,他引:1
提出一种基于多相滤波器组的宽带数字信道化接收机的实现结构和设计方法,该方法可以满足侦察接收机宽频段覆盖、高灵敏度、高截获概率和实时处理能力,较好地解决高速A/D芯片与低速信号处理器之间的矛盾.用基于CORDIC算法和一阶相位差分算法进行瞬时测频.对系统中的每个功能模块进行了基于FPGA的设计与实现,从signaltab中验证了该方法的正确性. 相似文献
39.
Yu Jinshan Fu Dongbing Li Ruzhang Yao Yafeng Yan Gang Liu Jun Zhang Ruitao Yu Zhou Li Tun 《半导体学报》2009,30(10)
A high-speed SiGe BiCMOS direct digital frequency synthesizer (DDS) is presented. The design in tegrates a high-speed digital DDS core, a high-speed differential current-steering mode 10-bit D/A converter, a serial/parallel interface, and clock control logic. The DDS design is processed in 0.35 μm SiGe BiCMOS standard process technology and worked at 1 GHz system frequency. The measured results show that the DDS is capable of generating a frequency-agile analog output sine wave up to 400+ MHz. 相似文献
40.
相位法激光测距广泛应用于距离测量,尤其是短距离测量领域,测距系统的测量精度和速度主要取决于鉴相器的设计,为提高鉴相器的测量精度和速度,本文给出了一种新型数字鉴相器。通过加入反馈电路控制信号调制器,只需一组鉴相器即可实现激光发射信号与接收信号相位差的测量。调整CIC滤波器的参数,最大限度地提高滤波器输出信号的信噪比。对CORDIC算法进行优化,不仅扩展了测量范围,而且提高了测量精度和速度。本文使用Matlab对该数字鉴相器进行了性能评估,并在FPGA上实现了该数字鉴相器,与传统的数字鉴相器相比,测量精度和速度都有较大的提高,同时也降低了设计成本。 相似文献