全文获取类型
收费全文 | 120篇 |
免费 | 15篇 |
国内免费 | 9篇 |
专业分类
电工技术 | 2篇 |
综合类 | 11篇 |
化学工业 | 1篇 |
机械仪表 | 6篇 |
建筑科学 | 1篇 |
石油天然气 | 1篇 |
武器工业 | 2篇 |
无线电 | 36篇 |
一般工业技术 | 4篇 |
自动化技术 | 80篇 |
出版年
2023年 | 1篇 |
2022年 | 1篇 |
2021年 | 1篇 |
2020年 | 4篇 |
2019年 | 1篇 |
2017年 | 2篇 |
2016年 | 2篇 |
2015年 | 5篇 |
2014年 | 10篇 |
2013年 | 7篇 |
2012年 | 14篇 |
2011年 | 13篇 |
2010年 | 9篇 |
2009年 | 5篇 |
2008年 | 13篇 |
2007年 | 13篇 |
2006年 | 11篇 |
2005年 | 3篇 |
2004年 | 7篇 |
2003年 | 9篇 |
2002年 | 1篇 |
2001年 | 3篇 |
2000年 | 1篇 |
1998年 | 1篇 |
1997年 | 1篇 |
1996年 | 2篇 |
1995年 | 1篇 |
1988年 | 1篇 |
1975年 | 2篇 |
排序方式: 共有144条查询结果,搜索用时 15 毫秒
131.
132.
133.
This paper presents a hardware acceleration platform for image reconstruction in digital holographic imaging. The hardware accelerator executes a computationally demanding reconstruction algorithm which transforms an interference pattern captured on a digital image sensor into visible images. Focus in this work is to maximize computational efficiency, and to minimize the external memory transfer overhead, as well as required internal buffering. The paper presents an efficient processing datapath with a fast transpose unit and an interleaved memory storage scheme. The proposed architecture results in a speedup with a factor 3 compared with the traditional column/row approach for calculating the two-dimensional FFT. Memory sharing between the computational units reduces the on-chip memory requirements with over 50%. The custom hardware accelerator, extended with a microprocessor and a memory controller, has been implemented on a custom designed FPGA platform and integrated in a holographic microscope to reconstruct images. The proposed architecture targeting a 0.13 µm CMOS standard cell library achieves real-time image reconstruction with 20 frames per second. 相似文献
134.
ASIC Design of Floating-Point FFT Processor 总被引:2,自引:0,他引:2
An application specific integrated circuit (ASIC) design of a 1024 points floating-point fast Fourier transform(FFT) processor is presented. It can satisfy the requirement of high accuracy FFT result in related fields. Several novel design techniques for floating-point adder and multiplier are introduced in detail to enhance the speed of the system. At the same time, the power consumption is decreased. The hardware area is effectively reduced as an improved butterfly processor is developed. There is a substantial increase in the performance of the design since a pipelined architecture is adopted, and very large scale integrated (VLSI) is easy to realize due to the regularity. A result of validation using field programmable gate array (FPGA) is shown at the end. When the system clock is set to 50 MHz, 204.8 μs is needed to complete the operation of FFT computation. 相似文献
135.
136.
It is a major challenge for a Java JIT compiler to perform single-precision floating-point operations efficiently for the x86 processors. In previous research, the double-precision mode is set as the default precision mode when methods are invoked. Sophisticated approaches then use heuristic approaches to optimization by considering the trade-offs between roundings and mode switches. However, this convention introduces redundant mode switches across method boundaries. Furthermore, methods that include both single- and double-precision operations cannot switch the mode, even if single-precision operations are dominant. We propose a new approach to these problems. We eliminate redundant mode switches by ignoring the default precision mode and calling a method in the same precision mode as the caller. For methods that include both single- and double-precision methods, we reduce the overhead of rounding by isolating code segments of a given method that should be executed in the single-precision mode. We implemented our approach in IBM's Just-in-Time compiler, and obtained experimental results demonstrating that, in SPECjvm98, it consistently shows the best performance in any configuration of benchmark programs, inline policies, and processor architectures compared with previous research approaches. Copyright © 2004 John Wiley & Sons, Ltd. 相似文献
137.
138.
CHENG Qiang ZHANG Linbo & WANG Bin . LSEC Institute of Computational Mathematics Scientific/Engineering Computing 《中国科学F辑(英文版)》2004,47(5):587-611
1 Introduction With great development of observation and sampling techniques, the research of inverse problems, e.g., data assimilation and remote sensing inversion, is becoming a frontier and focus in some disciplines such as atmospheric sciences and oceanography. Most optimization methods, which depend on first or higher order derivatives of consid-ered functions, are efficient ways to solve such large-scale inverse problems. Compared with other differentiation techniques, e.g., divided dif… 相似文献
139.
快速浮点加法器的优化设计 总被引:3,自引:0,他引:3
运算器的浮点数能够提供较大的表示精度和较大的动态表示范围,浮点运算已成为现代计算程序中不可缺少的部分.浮点加法运算是浮点运算中使用频率最高的运算,因此,浮点加法器的性能影响着整个CPU的浮点处理能力.文中从分析浮点加减操作的基本算法入手,介绍了一种新的算法,即三数据通道浮点加法算法,并着重介绍了整数加法器和移位器的设计,对32位浮点加法器的设计进行了优化. 相似文献
140.
针对短波宽带接收机系统中信号动态范围大的特点,自定义了24位的浮点格式,并采用流水线技术设计了该格式浮点数的加法和乘法运算单元。在分析了各种FIR滤波器优缺点的基础上.结合FPGA的特点给出了转置型FIR校正滤波器设计方案。最后,以数据率为2.5MS/S的宽带信号为输入,Ahera公司的EP2S60F672C5芯片为硬件平台仿真实现了10通道短波宽带接收机的250阶FIR校正滤波器,最高运行速率达到130MHz以上。 相似文献