排序方式: 共有2条查询结果,搜索用时 0 毫秒
1
1.
Krick R.F. Clark L.T. Deleganes D.J. Wong K.L. Fernando R. Debnath G. Banik J. 《Solid-State Circuits, IEEE Journal of》1994,29(12):1455-1463
An implementation of the Pentium microprocessor architecture in 0.6 μm BiCMOS technology is described. Power dissipation is reduced and performance is enhanced over the previous generation. Processor features, implementation technology, and circuit techniques are discussed. An internal clock rate of 150 MHz is achieved at 3.7 V and -55°C 相似文献
2.
Deleganes D.J. Barany M. Geannopoulos G. Kreitzer K. Morrise M. Milliron D. Singh A.P. Wijeratne S. 《Solid-State Circuits, IEEE Journal of》2005,40(1):36-43
The Pentium/spl reg/ 4 processor architecture uses a 2/spl times/ frequency core clock to implement low latency integer operations. Low-voltage-swing (LVS) logic circuits implemented in 90-nm technology meet the frequency demands of a third-generation integer-core design. 相似文献
1