排序方式: 共有28条查询结果,搜索用时 15 毫秒
1.
This letter presents a novel approach to the realisation of monolithic pseudobandpass filters using NMOS technology. The method is based on the use of sampled analogue signals and is related to the wave digital filter in its design techniques. Results are presented for a prototype pseudobandpass filter which uses the periodicity of a cascaded transmission line microwave filter. 相似文献
2.
This letter describes the construction and operation of an adaptive filter based on the Widrow least-mean-square adaption algorithm using a 64-point analogue programmable c.c.d. transversal filter as the main processing element. Initial test results are presented to confirm the principle of the system and these results may be readily compared with previously published simulation results. 相似文献
3.
4.
A charge-coupled device (c.c.d.) digital-analogue convertor has been constructed, which is seen to have applications in the digital control of larger c.c.d. analogue processing systems. 相似文献
5.
The letter proposes a useful technique for the nondestructive tapping of charge-coupled devices, with a presentation of both theoretical and experimental results for device operation. The usefulness of the technique lies primarily in its simplicity of fabrication and operation. 相似文献
6.
A design technique for multitap c.c.d. delay lines is discussed in which the effective charge transfer efficiency is increased over its intrinsic process-dependent value. The technique involves locating tap amplifiers at every alternate bit, and operating the device at twice the normal clock rate. The advantages of the technique are discussed with reference to a 32-tap, n-channel c.c.d. delay line. 相似文献
7.
Results are presented which show unusual behaviour in silicon, n-channel depletion-mode MOSFETs having phosphorus doping. At 77 K these devices exhibit a low-frequency oscillation whereby the MOSFET channel periodically turns high resistance for a short period. 相似文献
8.
9.
A superchip for realizing ultra-large-scale integrated (ULSI) systems based on a wafer-scale integrated (WSI) circuit concept, which incorporates defect/fault tolerance and system reconfiguration, is introduced. The key features of the central architectural component, a large crossbar switch matrix, are described. A prototype has been fabricated in silicon technology. Hypothetical processor examples demonstrate the power of the superchip approach, and design/performance figures are discussed 相似文献
10.
A simple delay-element model is given to account for the charge-transfer inefficiency of c.c.d.s. The experimental and calculated frequency responses of a recursive filter are given to illustrate the suitability of the model. 相似文献