排序方式: 共有6条查询结果,搜索用时 0 毫秒
1
1.
Tanoi S. Tanabe T. Takahashi K. Miyamoto S. Uesugi M. 《Solid-State Circuits, IEEE Journal of》1996,31(4):487-493
A 250-622 MHz clock buffer has been developed, using a two-loop architecture: a delay-locked loop (DLL) for deskew, and a frequency-locked loop (FLL) for reference frequency supply to the DLL. The DLL incorporates a current-mode phase detector which utilizes a flip-flop metastability to detect a phase difference in the order of 20 ps. A measured jitter is suppressed to less than 40 ps RMS over the operating frequency range. A DLL acquisition time of 150 ns typical is simulated at 400 MHz. A 0.4-μm CMOS technology is used to fabricate the chip 相似文献
2.
A. Forrai T. Tanoi S. Hashimoto H. Funato K. Kamiyama 《Electrical Engineering (Archiv fur Elektrotechnik)》2001,83(4):179-186
Contents The paper deals with robust controller design for motion control systems in case of constraints on the control signal. Furthermore,
in order to enhance the dynamic performances of the designed control system – in case of limitation of the control signal
– gain-scheduled control strategy is considered. The proposed robust controller design approach is verified by experimental
results in case of a vector controlled brushless d.c. drive.
Received: 11 February 2001 相似文献
3.
A matched filter (MF) based upon the cascoded class AB SI technique is presented for spread-spectrum communication receivers. Accomplished through both architectural and circuit developments, the filter's features include low power, high speed and compatibility with standard CMOS process inherent to SI signal processing. For performance assessment, a 31-tap 80 MS/s SI MF for despreading task in future high-speed WCDMA receivers is demonstrated. 相似文献
4.
5.
Tanoi S. Tanaka Y. Tanabe T. Kita A. Inada T. Hamazaki R. Ohtsuki Y. Uesugi M. 《Solid-State Circuits, IEEE Journal of》1994,29(11):1330-1335
A 125 megabyte/s synchronous 32-bank 256-Mb DRAM has been developed by a bank-interleaving oriented multibank architecture including a shared-sense amplifier cache with an overlapped bank control for hidden precharge, phase-aligned timing pulse transmission, and voltage controlled negative conductance (VCNC) data-bus current sense amplifier 相似文献
6.
Soichiro Murata Koichi Ogawa Takashi Matsuzaka Mitsuru Chiba Ken Nakayama Kenichi Iwasaki Tomohiro Kurokawa Naoki Sano Tomohito Tanoi Nobuhiro Ohkohchi 《International journal of molecular sciences》2015,16(6):12051-12063
Hepatocyte-specific Phosphatase and tensin homolog (Pten)-knockout (KO) mice exhibit hepatic lesions analogous to non-alcoholic steatohepatitis (NASH). 1,8-cineole is a monoterpene oxide and it has several biological effects including hepatoprotective effects. In this study we revealed that 1,8-cineole ameliorates NASH of Pten KO mice. Pten KO mice were assigned to a control group without any medication or to a 1,8-cineole group injected with 50 mg/kg i.p. twice per week for eight weeks. At eight weeks, livers from each group were processed to measure triglyceride (TG) content, gene expression analysis, western blot analysis, and histological examination including Oil red O staining. 1,8-cineole ameliorated hepatic steatosis in Pten KO mice, revealed by TG content and Oil red O staining. Moreover, 1,8-cineole downregulated collagen 1a1 expression and improved liver fibrosis. Thus, 1,8-cineole has potential as a candidate to treat NASH by inactivating the Akt/PI3-kinase pathway. 相似文献
1