全文获取类型
收费全文 | 74篇 |
免费 | 0篇 |
专业分类
电工技术 | 1篇 |
化学工业 | 3篇 |
能源动力 | 11篇 |
无线电 | 12篇 |
一般工业技术 | 15篇 |
冶金工业 | 7篇 |
原子能技术 | 1篇 |
自动化技术 | 24篇 |
出版年
2023年 | 1篇 |
2018年 | 1篇 |
2014年 | 1篇 |
2013年 | 1篇 |
2012年 | 5篇 |
2011年 | 2篇 |
2009年 | 2篇 |
2008年 | 6篇 |
2007年 | 4篇 |
2006年 | 3篇 |
2005年 | 3篇 |
2004年 | 2篇 |
2003年 | 5篇 |
2002年 | 1篇 |
2001年 | 4篇 |
2000年 | 1篇 |
1999年 | 2篇 |
1998年 | 4篇 |
1997年 | 3篇 |
1996年 | 1篇 |
1995年 | 1篇 |
1993年 | 4篇 |
1992年 | 2篇 |
1990年 | 1篇 |
1987年 | 2篇 |
1986年 | 1篇 |
1985年 | 1篇 |
1983年 | 2篇 |
1980年 | 1篇 |
1979年 | 1篇 |
1978年 | 1篇 |
1976年 | 1篇 |
1975年 | 2篇 |
1969年 | 1篇 |
1968年 | 1篇 |
排序方式: 共有74条查询结果,搜索用时 15 毫秒
1.
Topology optimization of interconnection networks 总被引:2,自引:0,他引:2
This paper describes an automatic optimization tool that searches a family of network topologies to select the topology that best achieves a specified set of design goals while satisfying specified packaging constraints. Our tool uses a model of signaling technology that relates bandwidth, cost and distance of links. This model captures the distance-dependent bandwidth of modern high-speed electrical links and the cost differential between electrical and optical links. Using our optimization tool, we explore the design space of hybrid Clos-torus (C-T) networks. For a representative set of packaging constraints we determine the optimal hybrid C-T topology to minimize cost and the optimal C-T topology to minimize latency for various packet lengths. We then use the tool to measure the sensitivity of the optimal topology to several important packaging constraints such as pin count and critical distance. 相似文献
2.
3.
The elastodynamic interaction between an explosively generated Rayleigh pulse and a buried imperfection such as a cavity or an inclusion in a half plane is investigated. Dynamic photoelasticity was employed to obtain full field information for data analysis. Measurements of the stress distribution along the free boundary of the half plane and the cavity and along the cavity/inclusion interface have been made. Results show that fractures occur for shallow as well as for deeper burial depths initiating from the cavity boundary. 相似文献
4.
In this investigation, a quantitative matrix-assisted laser desorption ionization time-of-flight mass spectrometry (MALDI-TOFMS) method was developed for the analysis of underivatized free amino acids in mammalian cell culture media. Calibration curves were developed for 12 amino acids over the linear range of 1-100 microM with coefficients of determination ranging from r2 = 0.9220 to r2 = 0.9973. An aerospray method was utilized for the sample deposition method, and the matrix, alpha-cyano-4-hydroxycinnamic acid, served as the internal standard. This assay was used to analyze bioreactor samples from five time points in the process. Concentrations determined through interpolation of the calibration curves were comparable to those obtained via reversed-phase HPLC based analysis with an average percent difference of 19.71%. Repeatability and intermediate precision studies were also performed, and the relative standard deviations ranged from 0.5943 to 21.41 and 3.157 to 18.97, respectively. 相似文献
5.
We present a 4-Gb/s I/O circuit that fits in 0.1-mm2 of die area, dissipates 90 mW of power, and operates over 1 m of 7-mil 0.5-oz PCB trace in a 0.25-μm CMOS technology. Swing reduction is used in an input-multiplexed transmitter to provide most of the speed advantage of an output-multiplexed architecture with significantly lower power and area. A delay-locked loop (DLL) using a supply-regulated inverter delay line gives very low jitter at a fraction of the power of a source-coupled delay line-based DLL. Receiver capacitive offset trimming decreases the minimum resolvable swing to 8 mV, greatly reducing the transmission energy without affecting the performance of the receive amplifier. These circuit techniques enable a high level of I/O integration to relieve the pin bandwidth bottleneck of modern VLSI chips 相似文献
6.
Efficient Embedded Computing 总被引:1,自引:0,他引:1
Dally W.J. Balfour J. Black-Shaffer D. Chen J. Harting R.C. Parikh V. Park J. Sheffield D. 《Computer》2008,41(7):27-32
Hardwired ASICs - 50X more efficient than programmable processors - sacrifice programmability to meet the efficiency requirements of demanding embedded systems. Programmable processors use energy mostly to supply instructions and data to the arithmetic units, and several techniques can reduce instruction- and data-supply energy costs. Using these techniques in the Stanford ELM processor closes the gap with ASICs to within 3X. 相似文献
7.
A delay model for router microarchitectures 总被引:1,自引:0,他引:1
This article introduces a router delay model that takes into account the pipelined nature of contemporary routers and proposes pipelines matched to the specific flow control method employed. Given the type of flow control and router parameters, the model returns router latency in technology-independent units and the number of pipeline stages as a function of cycle time. We apply this model to derive realistic pipelines for wormhole and virtual-channel routers and compare their performance. Contrary to the conclusions of previous models, our results show that the latency of a virtual channel router doesn't increase as we scale the number of virtual channels up to 8 per physical channel. Our simulation results also show that a virtual-channel router gains throughput of up to 40 % over a wormhole router 相似文献
8.
Chiang P. Dally W.J. Lee M.-J.E. Senthinathan R. Yangjin Oh Horowitz M.A. 《Solid-State Circuits, IEEE Journal of》2005,40(4):1004-1011
A 20-Gb/s transmitter is implemented in 0.13-/spl mu/m CMOS technology. An on-die 10-GHz LC oscillator phase-locked loop (PLL) creates two sinusoidal 10-GHz complementary clock phases as well as eight 2.5-GHz interleaved feedback divider clock phases. After a 2/sup 20/-1 pseudorandom bit sequence generator (PRBS) creates eight 2.5-Gb/s data streams, the eight 2.5-GHz interleaved clocks 4:1 multiplex the eight 2.5-Gb/s data streams to two 10-Gb/s data streams. 10-GHz analog sample-and-hold circuits retime the two 10-Gb/s data streams to be in phase with the 10-GHz complementary clocks. Two-tap equalization of the 10-Gb/s data streams compensate for bandwidth rolloff of the 10-Gb/s data outputs at the 10-GHz analog latches. A final 20-Gb/s 2:1 output multiplexer, clocked by the complementary 10-GHz clock phases, creates 20-Gb/s data from the two retimed 10-Gb/s data streams. The LC-VCO is integrated with the output multiplexer and analog latches, resonating the load and eliminating the need for clock buffers, reducing power supply induced jitter and static phase mismatch. Power, active die area, and jitter (rms/pk-pk) are 165 mW, 650 /spl mu/m/spl times/350 /spl mu/m, and 2.37 ps/15 ps, respectively. 相似文献
9.
We present three algorithms that provide performance guarantees for scheduling switches, such as optical switches, with configuration overhead. Each algorithm emulates an unconstrained (zero overhead) switch by accumulating a batch of configuration requests and generating a corresponding schedule for a constrained switch. Speedup is required both to cover the configuration overhead of the switch and to compensate for empty slots left by the scheduling algorithm. Scheduling algorithms are characterized by the number of configurations N/sub s/ they require to cover a batch of requests and the speedup required to compensate for empty slots S/sub min/. Initially, all switch reconfiguration is assumed to occur simultaneously. We show that a well-known exact matching algorithm, EXACT, leaves no empty slots (i.e., S/sub min/=1), but requires N/sub s//spl ap/N/sup 2/ configurations for an N-port switch leading to high configuration overhead or large batches and, hence, high delay. We present two new algorithms that reduce the number of configurations required substantially. MIN covers a batch of requests in the minimum possible number of configurations, N/sub s/=N, but at the expense of many empty slots, S/sub min//spl ap/4log/sub 2/N. DOUBLE strikes a balance, requiring twice as many configurations, N/sub s/=2N, while reducing the number of empty slots so that S/sub min/=2. Loosening the restriction on reconfiguration times, the scheduling problem is cast as an open shop. The best known practical scheduling algorithm for open shops, list scheduling (LIST), gives the same emulation requirements as DOUBLE. Therefore, we conclude that our architecture gains no advantages from allowing arbitrary switch reconfiguration. Finally, we show that DOUBLE and LIST offer the lowest required speedup to emulate an unconstrained switch across a wide range of port count and delay. 相似文献
10.
Multiple-context processors provide register resources that allow rapid context switching between several threads as a means of tolerating long communication and synchronization latencies. When scheduling threads on such a processor, we must first decide which threads should have their state loaded into the multiple contexts, and second, which loaded thread is to execute instructions at any given time. In this paper we show that both decisions are important, and that incorrect choices can lead to serious performance degradation. We propose thread prioritization as a means of guiding both levels of scheduling. Each thread has a priority that can change dynamically, and that the scheduler uses to allocate as many computation resources as possible to critical threads. We briefly describe its implementation, and we show simulation performance results for a number of simple benchmarks in which synchronization performance is critical. 相似文献