全文获取类型
收费全文 | 59篇 |
免费 | 1篇 |
专业分类
电工技术 | 2篇 |
化学工业 | 1篇 |
机械仪表 | 6篇 |
轻工业 | 1篇 |
无线电 | 18篇 |
一般工业技术 | 6篇 |
冶金工业 | 15篇 |
原子能技术 | 1篇 |
自动化技术 | 10篇 |
出版年
2021年 | 1篇 |
2018年 | 1篇 |
2013年 | 5篇 |
2012年 | 1篇 |
2011年 | 1篇 |
2010年 | 3篇 |
2009年 | 1篇 |
2008年 | 2篇 |
2007年 | 5篇 |
2006年 | 7篇 |
2005年 | 1篇 |
2004年 | 1篇 |
2002年 | 1篇 |
2000年 | 5篇 |
1999年 | 1篇 |
1998年 | 10篇 |
1997年 | 1篇 |
1996年 | 1篇 |
1995年 | 2篇 |
1994年 | 1篇 |
1992年 | 1篇 |
1990年 | 2篇 |
1987年 | 1篇 |
1986年 | 1篇 |
1985年 | 1篇 |
1984年 | 1篇 |
1980年 | 1篇 |
1978年 | 1篇 |
排序方式: 共有60条查询结果,搜索用时 0 毫秒
1.
New algorithms for the automatic restoration of antique documents affected by foxing and by yellowing deterioration processes are proposed in the paper. The physical restoration of such objects is both expensive and hard to carry out by nonspecialised library personnel. The proposed algorithms ensure fast and less expensive results, and can be used also by nonqualified operators. Moreover, these techniques improve the performance of optical character recognition operators. 相似文献
2.
Saponara S. Fanucci L. Marsi S. Ramponi G. Kammler D. Witte E.M. 《Circuits and Systems II: Express Briefs, IEEE Transactions on》2007,54(7):596-600
This brief presents an application-specific instruction-set processor (ASIP) for real-time Retinex image and video filtering. Design optimizations are addressed at algorithmic and architectural levels, the latter including a dedicated memory structure, an adapted pipeline, bypasses, a custom address generator and special looping structures. Synthesized in CMOS technology, the ASIP stands for its better energy-flexibility tradeoff versus reference ASIC and digital signal processing Retinex implementations. 相似文献
3.
Digital cameras, new generation phones, commercial TV sets and, in general, all modern devices for image acquisition and visualization can benefit from algorithms for image enhancement suitable to work in real time and preferably with limited power consumption. Among the various methods described in the scientific literature, Retinex-based approaches are able to provide very good performances, but unfortunately they typically require a high computational effort. In this article, we propose a flexible and effective architecture for the real-time enhancement of video frames, suitable to be implemented in a single FPGA device. The video enhancement algorithm is based on a modified version of the Retinex approach. This method, developed to control the dynamic range of poorly illuminated images while preserving the visual details, has been improved by the adoption of a new model to perform illuminance estimation. The video enhancement parameters are controlled in real time through an embedded microprocessor which makes the system able to modify its behavior according to the characteristics of the input images, and using information about the surrounding light conditions. 相似文献
4.
Algorithmic and architectural design for real-time and power-efficient Retinex image/video processing 总被引:1,自引:1,他引:0
Sergio Saponara Luca Fanucci Stefano Marsi Giovanni Ramponi 《Journal of Real-Time Image Processing》2007,1(4):267-283
This paper presents novel algorithmic and architectural solutions for real-time and power-efficient enhancement of images
and video sequences. A programmable class of Retinex-like filters, based on the separation of the illumination and reflectance
components, is proposed. The dynamic range of the input image is controlled by applying a suitable non-linear function to
the illumination, while the details are enhanced by processing the reflectance. An innovative spatially recursive rational
filter is used to estimate the illumination. Moreover, to improve the visual quality results of two-branch Retinex operators
when applied to videos, a novel three-branch technique is proposed which exploits both spatial and temporal filtering. Real-time
implementation is obtained by designing an Application Specific Instruction-set Processor (ASIP). Optimizations are addressed
at algorithmic and architectural levels. The former involves arithmetic accuracy definition and linearization of non-linear
operators; the latter includes customized instruction set, dedicated memory structure, adapted pipeline, bypasses, custom
address generator, and special looping structures. The ASIP is synthesized in standard-cells CMOS technology and its performances
are compared to known Digital signal processor (DSP) implementations of real-time Retinex filters. As a result of the comparison,
the proposed algorithmic/architectural design outperforms state-of-art Retinex-like operators achieving the best trade-off
between power consumption, flexibility, and visual quality.
Sergio Saponara is a Research Scientist and Assistant Professor at the University of Pisa. He was born in Bari, Italy, in 1975. He received the Electronic Engineering degree cum laude and the Ph.D. in Information Engineering, both from Pisa University, in 1999 and 2003, respectively. Since 2001 he collaborates with Consorzio Pisa Ricerche, Italy and in 2002 he was with IMEC, Belgium as Marie Curie research fellow. His research and teaching interests include electronic circuits and systems for multimedia, telecom and automation. He co-authored more than 40 papers including journals, conferences and patents. Luca Fanucci is Associate Professor of Microelectronics at the University of Pisa. He was born in Montecatini, Italy, in 1965. He received the Doctor Engineer degree and the Ph.D. in Electronic Engineering from the University of Pisa in 1992 and 1996, respectively. From 1992 to 1996, he was with the European Space Agency's Research and Technology Center, Noordwijk, The Netherlands, and from 1996 to 2004 he was a Research Scientist of the Italian National Research Council in Pisa. His research interests include design technologies for integrated circuits and systems, with emphasis on system-level design, hardware/software co-design and low-power. He co-authored more than 100 journal/conference papers and holds more than 10 patents. Stefano Marsi was born in Trieste, Italy, in 1963. He received the Doctor Engineer degree in Electronic Engineering (summa cum laude) in 1990 and the Ph.D. degree in 1994. Since 1995 he has held the position of researcher in the Department of Electronics at the University of Trieste where he is the teacher of courses in electronic field. His research interests include non-linear operators for image and video processing and their realization through application specific electronics circuits. He is author or co-author of more than 40 papers in international journals, proceedings of international conferences or contributions in books. Giovanni Ramponi is Professor of Electronics at the Department of Electronics of the University of Trieste, Italy. His research interests include nonlinear digital signal processing, and the enhancement and feature extraction in images and image sequences. Prof. Ramponi has been an Associate Editor of the IEEE Signal Processing Letters and of the IEEE Transactions on Image Processing; presently is an AE of the SPIE Journal of Electronic Imaging. He has participated in various EU and National Research Projects. He is the co-inventor of various pending international patents and has published more than 140 papers in international journals and conference proceedings, and as book chapters. Prof. Ramponi contributes to several undergraduate and graduate courses on digital signal processing. 相似文献
Giovanni RamponiEmail: |
Sergio Saponara is a Research Scientist and Assistant Professor at the University of Pisa. He was born in Bari, Italy, in 1975. He received the Electronic Engineering degree cum laude and the Ph.D. in Information Engineering, both from Pisa University, in 1999 and 2003, respectively. Since 2001 he collaborates with Consorzio Pisa Ricerche, Italy and in 2002 he was with IMEC, Belgium as Marie Curie research fellow. His research and teaching interests include electronic circuits and systems for multimedia, telecom and automation. He co-authored more than 40 papers including journals, conferences and patents. Luca Fanucci is Associate Professor of Microelectronics at the University of Pisa. He was born in Montecatini, Italy, in 1965. He received the Doctor Engineer degree and the Ph.D. in Electronic Engineering from the University of Pisa in 1992 and 1996, respectively. From 1992 to 1996, he was with the European Space Agency's Research and Technology Center, Noordwijk, The Netherlands, and from 1996 to 2004 he was a Research Scientist of the Italian National Research Council in Pisa. His research interests include design technologies for integrated circuits and systems, with emphasis on system-level design, hardware/software co-design and low-power. He co-authored more than 100 journal/conference papers and holds more than 10 patents. Stefano Marsi was born in Trieste, Italy, in 1963. He received the Doctor Engineer degree in Electronic Engineering (summa cum laude) in 1990 and the Ph.D. degree in 1994. Since 1995 he has held the position of researcher in the Department of Electronics at the University of Trieste where he is the teacher of courses in electronic field. His research interests include non-linear operators for image and video processing and their realization through application specific electronics circuits. He is author or co-author of more than 40 papers in international journals, proceedings of international conferences or contributions in books. Giovanni Ramponi is Professor of Electronics at the Department of Electronics of the University of Trieste, Italy. His research interests include nonlinear digital signal processing, and the enhancement and feature extraction in images and image sequences. Prof. Ramponi has been an Associate Editor of the IEEE Signal Processing Letters and of the IEEE Transactions on Image Processing; presently is an AE of the SPIE Journal of Electronic Imaging. He has participated in various EU and National Research Projects. He is the co-inventor of various pending international patents and has published more than 140 papers in international journals and conference proceedings, and as book chapters. Prof. Ramponi contributes to several undergraduate and graduate courses on digital signal processing. 相似文献
5.
Mirko Ramponi 《工具技术》2006,40(8):82-85
分析了磨齿加工与剃齿加工各自的优势,比较了两种齿轮加工工艺的难度和成本;介绍了新一代的剃齿刀重磨机床的特点、剃齿的效果以及特殊的剃齿方法。 相似文献
6.
In this paper, we first describe a matricial Newton-type algorithm designed to solve the multivariable spectrum approximation problem. We then prove its global convergence. Finally, we apply this approximation procedure to multivariate spectral estimation, and test its effectiveness through simulation. Simulation shows that, in the case of short observation records, this method may provide a valid alternative to standard multivariable identification techniques such as Matlab's PEM and Matlab's N4SID. 相似文献
7.
The application of a class of nonlinear 2-D digital filters, based on the discrete Volterra series, as edge detectors is considered. Independence on edge orientation is achieved by the use of symmetry conditions on the coefficients. Two examples are presented. 相似文献
8.
Fuzzy operator for sharpening of noisy images 总被引:1,自引:0,他引:1
An operator is presented which is able to sharpen the details of an image, by applying fuzzy reasoning rules to the input luminance values. The particular processing rules used allow the operator to be insensitive to noise.<> 相似文献
9.
A fuzzy operator for the enhancement of blurred and noisy images 总被引:4,自引:0,他引:4
Rule-based fuzzy operators are a novel class of operators specifically designed in order to apply the principles of approximate reasoning to digital image processing. This paper shows how a fuzzy operator that is able to perform detail sharpening but is insensitive to noise can be designed. The results obtainable by the proposed technique in the enhancement of a real image are presented. 相似文献
10.
L Pazzagli G Manao G Cappugi A Caselli G Camici G Moneti G Ramponi 《Canadian Metallurgical Quarterly》1998,1387(1-2):264-274
Two acylphosphatase isoenzymes have been purified from Lamna nasus muscle, and their complete amino acid sequences have been determined. The former (E1) consists of 99 amino acid residues, while the latter (E2) consists of 102 residues. Both are acetylated at their N termini. E1 has the FFRK active site motif characteristic of all common-type acylphosphatase isoenzymes, whereas E2 contains the CFRM active site motif characteristic of all muscle-type acylphosphatase isoenzymes. They have quite similar kinetic properties. The comparison of sequences of fish E1 and E2 isoenzymes with other known mammalian and bird acylphosphatases reveals that the E2 isoenzyme has an N terminus tail, four residues long, similar to those previously found in all known bird species muscle-type isoenzymes. Among organ-common-type acylphosphatases about 50% of residues are completely conserved, whereas about 60% of muscle-type acylphosphatase residues are completely conserved, indicating that the latter type of isoenzyme has a slower evolutionary rate than the former. The sequences of E1 and E2 acylphosphatases from L. nasus represent the first primary structures of this kind of enzyme determined among fish species. 相似文献