排序方式: 共有10条查询结果,搜索用时 78 毫秒
1
1.
Nowadays energy-efficiency becomes the first design metric in chip development. To pursue higher energy efficiency, the processor architects should reduce or eliminate those unnecessary energy dissipations. Indirect-branch pre- diction has become a performance bottleneck, especially for the applications written in object-oriented languages. Previous hardware-based indirect-branch predictors are generally inefficient, for they either require significant hardware storage or predict indirect-branch targets slowly. In this paper, we propose an energy-efficient indirect-branch prediction technique called TAP (target address pointer) prediction. Its key idea includes two parts: utilizing specific hardware pointers to accelerate the indirect branch prediction flow and reusing the existing processor components to reduce additional hardware costs and power consumption. When fetching an indirect branch, TAP prediction first gets the specific pointers called target address pointers from the conditional branch predictor, and then uses such pointers to generate virtual addresses which index the indirect-branch targets. This technique spends similar time compared to the dedicated storage techniques without requiring additional large amounts of storage. Our evaluation shows that TAP prediction with some representative state-of-the-art branch predictors can improve performance significantly over the baseline processor. Compared with those hardware-based indirect-branch predictors, the TAP-Perceptron scheme achieves performance improvement equivalent to that provided by an 8 K-entry TTC predictor, and also outperforms the VPC predictor. 相似文献
2.
3.
4.
Predicting indirect-branch targets has become a performance bottleneck for many applications.Previous highperformance indirect-branch predictors usually require significant hardware storage or additional compiler support,which increases the complexity of the processor front-end or the compilers.This paper proposes a complexity-effective indirectbranch prediction mechanism,called the Set-Way Index Pointing (SWIP) prediction.It stores multiple indirect-branch targets in different branch target buffer (BTB) entries,whose set indices and way locations are treated as set-way index pointers.These pointers are stored in the existing branch-direction predictor.SWIP prediction reuses the branch direction predictor to provide such pointers,and then accesses the pointed BTB entries for the predicted indirect-branch target.Our evaluation shows that SWIP prediction could achieve attractive performance improvement without requiring large dedicated storage or additional compiler support.It improves the indirect-branch prediction accuracy by 36.5% compared to that of a commonly-used BTB,resulting in average performance improvement of 18.56%.Its energy consumption is also reduced by 14.34% over that of the baseline. 相似文献
5.
重整C10重芳烃的综合利用 总被引:1,自引:0,他引:1
对近年催化重整C10重芳烃的综合利用进行了综合性的调研,介绍了用C10生芳烃生产高沸点芳烃溶剂油、均四甲苯等多种利用途径及工艺简介。对其进行深加工,可获得萘、石油精萘等高附加值精细化工产品。 相似文献
6.
7.
8.
解释器广泛应用于Java虚拟机、JavaScript执行引擎等托管运行环境中.解释器通常使用间接转移指令实现字节码分派.在现代多发射多级流水的微处理器中,间接转移预测失效严重制约解释器的性能.针对解释器提出了一种字节码指针引导的间接转移预测技术,其核心思想是使用解释器特有的字节码指针值区分不同的间接转移场景.该技术使用软硬件协同的方式,解释器中插入专门的引导指令以标记字节码指针,预测器在运行时刻使用字节码指针值预测转移目标地址.实验结果表明,该技术与常用的转移目标缓冲预测器相比,能提升Java解释器的性能达34.7%,能提升JavaScript解释器的性能达8.3%,与专用的硬件间接转移预测器TTC(tagged target cache)相比,也能提升Java解释器的性能达21.9%. 相似文献
9.
进入21世纪以来,世界各国呈现的信息化发展的趋势,信息、数据作为当今时代最为重要的两个因素,受到越来越多的关注。大数据是实现物联网数据感知、云计算数据计算、三网融合数据服务的基础,不管是国家的经营、城市的管理还是人们生活的各个方面,大数据的分析与应用已经渗透到社会生活的各个环节。本文从大数据自身的特点入手,简述大数据的重要作用,并分析大数据在实际生活中的应用。 相似文献
10.
<正>项目位于南海大道与工业七路西侧交界地块,东侧北侧为住宅区,南侧为办公区,西望大南山公园,与蛇口体育中心隔路相望。校园建于2002年,总用地面积9058平方米,总建筑面积9764平方米,现状规模为28班小学。总体布局呈现为传统典型“S”型结构,南北长,东西窄。运动场位于东北侧。改造策略主要包括建筑与景观空间功能置换扩充、场地释放、多义性空间的再创造、屋顶绿色场所创造、结合历史因素的建筑形式更新、以及校社边界空间重塑等等。 相似文献
1