Behavioural synthesis enables the automation of the design process by generating task-specific hardware configured for either FPGA and SoC platforms or custom silicon devices such as ASICs. Relevant commercial tools’ flows can bring significant benefits for software developers with no hardware design expertise. Our Custom Coprocessor Compilations (CCC) high level synthesis tool is leveraged in this work to synthesize a FPGA design for stochastic gradient descent (SGD), a cornerstone optimization approach into today’s modern deep neural networks. A simple 3-input-XOR-solving, multilayer perceptron (MLP) is implemented and transformed into a Register Transfer Level (RTL) VHDL hardware microarchitecture using the CCC hardware synthesizer. The produced VHDL is subsequently verified for correct functionality in GNU Ada. Results validate our motivation for accelerated performance, targeted to low-powered, autonomous devices.
相似文献Copyright © 2018 American Association for Aerosol Research 相似文献