首页 | 本学科首页   官方微博 | 高级检索  
文章检索
  按 检索   检索词:      
出版年份:   被引次数:   他引次数: 提示:输入*表示无穷大
  收费全文   254篇
  免费   13篇
  国内免费   1篇
电工技术   4篇
化学工业   77篇
金属工艺   3篇
机械仪表   5篇
建筑科学   7篇
矿业工程   2篇
能源动力   16篇
轻工业   16篇
水利工程   3篇
石油天然气   1篇
无线电   17篇
一般工业技术   38篇
冶金工业   23篇
原子能技术   4篇
自动化技术   52篇
  2024年   1篇
  2023年   3篇
  2022年   6篇
  2021年   19篇
  2020年   11篇
  2019年   13篇
  2018年   14篇
  2017年   10篇
  2016年   18篇
  2015年   10篇
  2014年   14篇
  2013年   18篇
  2012年   14篇
  2011年   21篇
  2010年   17篇
  2009年   14篇
  2008年   7篇
  2007年   14篇
  2006年   2篇
  2005年   10篇
  2004年   3篇
  2003年   5篇
  2002年   2篇
  2001年   5篇
  2000年   2篇
  1999年   1篇
  1998年   1篇
  1997年   1篇
  1996年   1篇
  1995年   1篇
  1994年   3篇
  1990年   1篇
  1989年   1篇
  1984年   1篇
  1982年   2篇
  1980年   1篇
  1969年   1篇
排序方式: 共有268条查询结果,搜索用时 203 毫秒
1.
This article proposes Hefestos, an intelligent system applied to ubiquitous accessibility. This model uses ubiquitous computing concepts to manage accessibility resources for people with disabilities. Among the concepts employed, context awareness, user profiles and trails management can be highlighted. The paper proposes an ontology for accessibility and delineates scenarios of its application in everyday life of people with disabilities. Moreover, the implementation of a smart wheelchair prototype and its application in a practical experiment is described. Ten users with a range of disability degrees tried the system and filled out a survey based on the technology acceptance model. This experiment demonstrated the main functionalities and the acceptance of the system. The results showed 96 % of acceptance regarding perceived easy of use and 98 % in perceived usefulness. These results were encouraging and show the potential for implementing Hefestos in real life situations.  相似文献   
2.
3.
Dynamic memory allocation has been used for decades. However, it has seldom been used in real-time systems since the worst case of spatial and temporal requirements for allocation and deallocation operations is either unbounded or bounded but with a very large bound. In this paper, a new allocator called TLSF (Two Level Segregated Fit) is presented. TLSF is designed and implemented to accommodate real-time constraints. The proposed allocator exhibits time-bounded behaviour, O(1), and maintains a very good execution time. This paper describes in detail the data structures and functions provided by TLSF. We also compare TLSF with a representative set of allocators regarding their temporal cost and fragmentation. Although the paper is mainly focused on timing analysis, a brief study and comparative analysis of fragmentation incurred by the allocators has been also included in order to provide a global view of the behaviour of the allocators. The temporal and spatial results showed that TLSF is also a fast allocator and produces a fragmentation close to that caused by the best existing allocators.
Alfons Crespo (Corresponding author)Email:
  相似文献   
4.
5.
Industrial control applications are usually developed in two phases: control design and real-time system implementation. In the control design stage a regulator is obtained and later it is translated into an algorithm in the implementation phase. Traditionally, these two phases have been developed in separate ways. Recently, some works have pointed out the necessity of the integration of the control design and its implementation. One of these works reduce the delay variance of control tasks (defined as the control action interval (CAI) and data acquisition interval (DAI) parameters) splitting every task into three parts. The CAI reduction method highly reduces the delay variance and improves the control performance. This work shows how to evaluate these delays under static and dynamic scheduling policies. A new task model is proposed in order to reduce the CAI and DAI parameters, which implies an improvement in the control performance. The new task model will be implemented in a real process, and the experimental measurements will show how, effectively, the control performance is highly improved with the methods presented in this paper.  相似文献   
6.
DIA (Dispositivo Inteligente de Alarma, in Spanish) is an AAL (Ambient Assisted Living) system that allows to infer a potential dangerous action of an elderly person living alone at home. This inference is obtained by a specific sensorisation with sensor nodes (portables and fixes) and a reasoning layer embedded in a PC that learns of the users behaviour patterns and advices when actual one differs significantly of the normal patterns. In AAL systems, energy is a limited resource therefore sensor devices need to be properly managed to conserve energy. In this paper, we introduce the design and implementation of innovative and specific mechanisms at the sensory layer middleware which is capable of, first to discriminate spurious motion detections assuming that these signals do not resemble the patterns of real motion detections and, second to reduce the dynamics of messages by a sensor signal processing in order to compress the whole information in one single event. The middleware achieves power saving by modifying the raw information from sensors and adapting it to the predefined semantic of the reasoning layer. It manages the important task of data processing from sensors (raw information), and transfers the pre-processed information into the top layer of reasoning in a more energy efficient way. We also address the trade-off between reducing power consumption and reducing delay for incoming data. We present results from experiments using our implementation of these mechanisms at the middleware that comprises from node firmware to the PC driver. The number of messages of the proposed method with respect to the raw data is reduced by approximately 98.5%. The resources used in the PIR signal processing is reduced by approximately 85%. The resulting delay introduced is small (10–19 s) but system dynamics is slow enough to avoid contextualisation errors or reduction of system performance. We consider these results as very satisfactory.  相似文献   
7.
8.
9.
10.
Software-defined radio (SDR) permits dynamic switches of the employed radio access technology (RAT), over-the-air (OTA) software updates, software and hardware reuse. This extended flexibility comes at the price of a higher computing complexity and, in particular, the energy consumption at the receiver. The analysis of the computational profile of signal processing algorithms is of great importance in SDR for understanding the implication on the energy consumption. Several signal processing algorithms show a different profile as a function of the signal quality perceived at the receiver antenna. Therefore, power control policies have an implication on the computational performance of SDR receivers. Understanding the behaviour of these algorithms allows trading transmitted power against receiver energy consumption. This paper presents a model for characterizing the computational profile of Turbo and LDPC decoders and demonstrates is applicability in existing power control strategies.  相似文献   
设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司  京ICP备09084417号