排序方式: 共有5条查询结果,搜索用时 109 毫秒
1
1.
A software-defined communications baseband design 总被引:1,自引:0,他引:1
Glossner J. Iancu D. Jin Lu Hokenek E. Moudgill M. 《Communications Magazine, IEEE》2003,41(1):120-128
Software-defined radios offer a programmable and dynamically reconfigurable method of reusing hardware to implement the physical layer processing of multiple communications systems. An SDR can dynamically change protocols and update communications systems over the air as a service provider allows. In this article we discuss a baseband solution for an SDR system and describe a 2 Mb/s WCDMA design with GSM/GPRS and 802.11b capability that executes all physical layer processing completely in software. We describe the WCDMA communications protocols with a focus on latency reduction and unique implementation techniques. We also describe the underlying technology that enables software execution. Our solution is programmed in C and executed on a multithreaded processor in real time. 相似文献
2.
Michael Schulte John Glossner Sanjay Jinturkar Mayan Moudgill Suman Mamidi Stamatis Vassiliadis 《The Journal of VLSI Signal Processing》2006,43(2-3):143-159
Embedded digital signal processors for software defined radio have stringent design constraints including high computational
bandwidth, low power consumption, and low interrupt latency. Furthermore, due to rapidly evolving communication standards
with increasing code complexity, these processors must be compiler-friendly, so that code for them can quickly be developed
in a high-level language. In this paper, we present the design of the Sandblaster Processor, a low-power multithreaded digital
signal processor for software defined radio. The processor uses a unique combination of token triggered threading, powerful
compound instructions, and SIMD vector operations to provide real-time baseband processing capabilities with very low power
consumption. We describe the processor’s architecture and microarchitecture, along with various techniques for achieving high
performance and low power dissipation. We also describe the processor’s programming environment and the SB3010 platform, a
complete system-on-chip solution for software defined radio. Using a super-computer class vectorizing compiler, the SB3010
achieves real-time performance in software on a variety of communication protocols including 802.11b, GPS, AM/FM radio, Bluetooth,
GPRS, and WCDMA. In addition to providing a programmable platform for SDR, the processor also provides efficient support for
a wide variety of digital signal processing and multimedia applications.
Michael Schulte received a B.S. degree in Electrical Engineering from the University of Wisconsin-Madison in 1991, and M.S. and Ph.D. degrees
in Electrical Engineering from the University of Texas at Austin in 1992 and 1996, respectively. From 1996 to 2002, he was
an assistant and associate professor at Lehigh University, where he directed the Computer Architecture and Arithmetic Research
Laboratory. He is currently an assistant professor at the University of Wisconsin-Madison, where he leads the Madison Embedded
Systems and Architectures Group. His research interests include high-performance embedded processors, computer architecture,
domain-specific systems, computer arithmetic, and wireless systems. He is a senior member of the IEEE and the IEEE Computer
Society, and an associate editor for the IEEE Transactions on Computers and the Journal of VLSI Signal Processing.
John Glossner is CTO & Executive Vice President at Sandbridge Technologies. Prior to co-founding Sandbridge, John managed the Advanced
DSP Technology group, Broadband Transmission Systems group, and was Access Aggregation Business Development manager at IBM’s
T.J. Watson Research Center. Prior to IBM, John managed the software effort in Lucent/Motorola’s Starcore DSP design center.
John received a Ph.D. in Computer Architecture from TU Delft in the Netherlands for his work on a Multithreaded Java processor
with DSP capability. He also received an M.S. degree in Engineering Management and an M.S.E.E. from NTU. John also holds a
B.S.E.E. degree from Penn State. John has more than 60 publications and 12 issued patents.
Dr. Sanjay Jinturkar is the Director of Software at Sandbridge and manages the systems software and communications software groups. Previously,
he managed the software tools group at StarCore. He has a Ph.D in Computer Science from University of Virginia and holds 20
publications and 4 patents.
Mayan Moudgill obtained a Ph.D. in Computer Science from Cornell University in 1994, after which he joined IBM at the Thomas J. Watson Research
Center. He worked on a variety of computer architecture and compiler related projects, including the VLIW research compiler,
Linux ports for the 40x series embedded processors and simulators for the Power 4. In 2001, he co-founded Sandbridge Technologies,
a start-up that is developing digital signal processors targeted at 3G wireless phones.
Suman Mamidi is a graduate student in the Department of Electrical and Computer Engineering at the University of Wisconsin-Madison. He
received his M.S. degree from the University of Wisconsin-Madison in December, 2003 and is currently working towards his PhD.
His research interests include low-power processors, hardware accelerators, multithreaded processors, reconfigurable hardware,
and embedded systems.
Stamatis Vassiliadis was born in Manolates, Samos, Greece, in 1951. He is currently a Chair Professor in the Electrical Engineering, Mathematics,
and Computer Science (EEMCS) department of Delft University of Technology (TU Delft), The Netherlands. He previously served
in the Electrical and Computer Engineering faculties of Cornell University, Ithaca, NY and the State University of New York
(S.U.N.Y.), Binghamton, NY. For a decade, he worked with IBM, where he was involved in a number of advanced research and development
projects. He received numerous awards for his work, including 24 publication awards, 15 invention awards, and an outstanding
innovation award for engineering/scientific hardware design. His 73 USA patents rank him as the top all time IBM inventor.
Dr. Vassiliadis is an ACM fellow, an IEEE fellow and a member of the Royal Netherlands Academy of Arts and Sciences (KNAW). 相似文献
3.
Suman Mamidi Emily Blem Michael J. Schulte John Glossner Daniel Iancu Andrei Iancu Mayan Moudgill Sanjay Jinturkar 《Microprocessors and Microsystems》2009,33(4):260-272
Software defined radios provide programmable solutions for implementing the physical layer processing of multiple communication standards. Mobile devices implementing these standards require high-performance processors to perform high-bandwidth physical layer processing in real time. In this paper, we present instruction set extensions for several important communication algorithms including cyclic redundancy checking, convolutional encoding, Viterbi decoding, turbo decoding, and Reed–Solomon encoding and decoding. We also present hardware designs for implementing these extensions, along with estimates of their area, critical path delay, and power consumption. The performance benefits of these extensions are evaluated using a supercomputer-class vectorizing compiler and the Sandblaster low-power multithreaded processor for software defined radio. The proposed instruction set extensions provide significant performance improvements at relatively low cost, while maintaining a high degree of programmability. 相似文献
4.
Can we implement interrupts precisely yet avoid performance and/or hardware penalties? We focus on techniques that trade completeness for less expensive or faster implementations 相似文献
5.
Designers face many choices when planning a new high-performance, general purpose microprocessor. Options include superscalar organization (the ability to dispatch and execute more than one instruction at a time), out-of-order issue of instructions, speculative execution, branch prediction, and cache hierarchy. However, the interaction of multiple microarchitecture features is often counterintuitive, raising questions concerning potential performance benefits and other effects on various workloads. Complex design trade-offs require accurate and timely performance modeling, which in turn requires flexible, efficient environments for exploring microarchitecture processor performance. Workload-driven simulation models are essential for microprocessor design space exploration. A processor model must ideally: capture in sufficient detail those features that are already well defined; make evolving assumptions and approximations in interpreting the desired execution semantics for those features that are not yet well defined; and be validated against the existing specification. These requirements suggest the need for an evolving but reasonably precise specification, so that validating against such a specification provides confidence in the results. Processor model validation normally relies on behavioral timing specifications based on test cases that exercise the microarchitecture. This approach, commonly used in simulation-based functional validation methods, is also useful for performance validation. In this article, we describe a workload driven simulation environment for PowerPC processor microarchitecture performance exploration. We summarize the environment's properties and give examples of its usage 相似文献
1