首页 | 本学科首页   官方微博 | 高级检索  
文章检索
  按 检索   检索词:      
出版年份:   被引次数:   他引次数: 提示:输入*表示无穷大
  收费全文   3篇
  免费   0篇
自动化技术   3篇
  2019年   2篇
  2018年   1篇
排序方式: 共有3条查询结果,搜索用时 0 毫秒
1
1.

The objective of this work is to provide a low cost high resolution fuel indicating of the vehicle. Another object of the present invention is to provide a system that tracks the fuel filled at filling station. The challenges addressed in the propose work are calibration of non linear fuel tank to fetch the present fuel information, design of the signal processing circuit to convert fuel level information from the non linear tank to fuel in litres and device a smart computing system for the calibration of filled fuel.

  相似文献   
2.
Microsystem Technologies - This paper covers the automation done to upgrade the reliability verification in the backend circuit design of microchips. Automation is done to upgrade the reduction of...  相似文献   
3.
Shylashree  N.  Venkatesh  B.  Saurab  T. M.  Srinivasan  Tarun  Nath  Vijay 《Microsystem Technologies》2019,25(6):2349-2359

All modern computational devices consist of ALU. With increase in complexity of software and the consistent shift of software towards parallelism, high speed processors with hardware support for time consuming operations such as multiplication would benefit. Smaller, compact devices such as IoT devices need to run software such as security software and be able to offload computation cost from the cloud. In this paper, a high speed 8-bit ALU using 18 nm FinFET technology is proposed. The arithmetic and logical unit consists of fast compute units such as Kogge Stone fast adder and Dadda multiplier along with basic logic gates. In this paper, an ALU with each compute unit optimized for speed is proposed, while responsibly consuming area. Dadda multiplier is of 8 × 8 architecture as opposed to conventional approach of 4 × 4 making it a true 8-bit ALU. Simulation and analysis is done using Cadence Virtuoso in Analog Design Environment. The transistor count of proposed design is 5298, the power consumption is 219 µW and maximum delay is 166.8 ps. The design is also expected to consume a maximum of one clock cycle for any computation.

  相似文献   
1
设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司  京ICP备09084417号