全文获取类型
收费全文 | 707篇 |
免费 | 42篇 |
国内免费 | 30篇 |
专业分类
电工技术 | 162篇 |
综合类 | 21篇 |
化学工业 | 2篇 |
金属工艺 | 11篇 |
机械仪表 | 48篇 |
矿业工程 | 5篇 |
能源动力 | 7篇 |
水利工程 | 2篇 |
武器工业 | 6篇 |
无线电 | 115篇 |
一般工业技术 | 5篇 |
冶金工业 | 2篇 |
自动化技术 | 393篇 |
出版年
2024年 | 2篇 |
2023年 | 2篇 |
2022年 | 1篇 |
2021年 | 5篇 |
2020年 | 7篇 |
2019年 | 21篇 |
2018年 | 16篇 |
2017年 | 33篇 |
2016年 | 27篇 |
2015年 | 26篇 |
2014年 | 53篇 |
2013年 | 36篇 |
2012年 | 26篇 |
2011年 | 53篇 |
2010年 | 29篇 |
2009年 | 59篇 |
2008年 | 31篇 |
2007年 | 62篇 |
2006年 | 71篇 |
2005年 | 48篇 |
2004年 | 33篇 |
2003年 | 31篇 |
2002年 | 22篇 |
2001年 | 11篇 |
2000年 | 6篇 |
1999年 | 15篇 |
1998年 | 13篇 |
1997年 | 14篇 |
1996年 | 9篇 |
1995年 | 4篇 |
1994年 | 3篇 |
1993年 | 2篇 |
1992年 | 5篇 |
1991年 | 2篇 |
1989年 | 1篇 |
排序方式: 共有779条查询结果,搜索用时 31 毫秒
1.
2.
随着开关磁阻电机的调速控制系统日臻完善,因其优越性能使得在各行业得到迅速推广,但在煤矿井下的特定环境中使用该调速系统仍存在着诸多问题有待分析研究。 相似文献
3.
研究了离散Hopfield神经网络(DHNN)和联想记忆神经网络的开关电流技术实现,利用多权输入跨导,开关电流延迟器(SID)和可编程电流比较器(PCC)实现了离散Hopield神经网络,并提出了利用离散Hopfield神经网络实现自联想记忆时相应的开关电流电路,所提出了开关电流神经网络适宜于超大规模集成,能在低电压(如3.3V)下工作。 相似文献
4.
5.
开关电流技术:一种新的模拟抽样数据处理方法 总被引:1,自引:0,他引:1
开关电流(SI)技术是一种新的模拟抽样数据处理技术,介绍了开关电流电路的基本单元结构,讨论了目前开关电流技术中存在的问题及其解决方法。对开关电流技术与开关电容技术的一些基本特征进行了比较,SI技术不仅结构简单,而且与标准CMOS工艺兼容,可望替代开关电容电路。 相似文献
6.
席静芳 《上海第二工业大学学报》2005,22(Z1):27-32
首先阐明有源滤波器的基本概念和传递函数,然后着重介绍具有低灵敏度的GIC型双运放电路和在较高频率时应用的开关电容滤波器,最后举例说明它们的应用. 相似文献
7.
It was shown by Zames and Shneydor and later by Mossaheb that a high-frequency dither signal of a quite arbitrary shape can be used to narrow the effective nonlinear sector of Lipschitz continuous feedback systems. In this paper, it is shown that also discontinuous nonlinearities of feedback systems can be narrowed using dither, as long as the amplitude distribution function of the dither is absolutely continuous and has bounded derivative. The averaged system is proven to approximate the dithered system with an error of the order of dither period. 相似文献
8.
On formalism and stability of switched systems 总被引:1,自引:1,他引:0
In this paper,we formulate a uniform mathematical framework for studying switched systems with piecewise linear partitioned state space and state dependent switching.Based on known results from the the... 相似文献
9.
This paper investigates the stability analysis and antiwindup design problem for a class of discrete-time switched linear systems with time-varying norm-bounded uncertainties and saturating actuators by using the switched Lyapunov function approach.Supposing that a set of linear dynamic output controllers have been designed to stabilize the switched system without considering its input saturation,we design antiwindup compensation gains in order to enlarge the domain of attraction of the closed-loop system in the presence of saturation.Then,in terms of a sector condition,the antiwindup compensation gains which aim to maximize the estimation of domain of attraction of the closed-loop system are presented by solving a convex optimization problem with linear matrix inequality(LMI)constraints.A numerical example is given to demonstrate the effectiveness of the proposed design method. 相似文献
10.
《Expert systems with applications》2014,41(2):622-634
This paper presents a low power and low phase noise CMOS integer-N frequency synthesizer based on the charge-pump Phase Locked Loop (PLL) topology. The frequency synthesizer can be used for IEEE 802.16 unlicensed band of WiMAX (World Interoperability for Microwave Access). The operation frequency of the proposed design is ranged from 5.13 to 5.22 GHz. The proposed Voltage-Controlled Oscillator (VCO) achieves low power consumption and low phase noise. The high speed divider is implemented by an optimal extended true single phase clock (E-TSPC) prescaler. It can achieve higher operating frequency and lower power consumption. A new frequency divider is also proposed to eliminate the hardware overhead of the S counter in the conventional programmable divider. The proposed frequency synthesizer consists of a phase-frequency detector (PFD), a charge pump, a low-pass loop filter, a VCO, and a frequency divider. The simulated phase noise of the proposed VCO is −121.6 dBc/Hz at 1 MHz offset from the carrier frequency. The proposed frequency synthesizer consumes 13.1 mW. The chip with an area of 1.048 × 1.076 mm2 is fabricated in a TSMC 0.18 μm CMOS 1P6M technology process. 相似文献