最新MDAC中的安全特征

本文描述数据访问组件MDAC(Microsoft Data Access Components)的结构与编程接口,分析了MDAC缓冲区溢出安全漏洞的原因,最后阐述了最新MDAC2.8的安全特征.     

基于MSP430单片机半平衡桥RLC测量仪设计

介绍了一种基于 MSP430 单片机的 RLC 测量仪的设计与实现.测量仪采用MSP430单片机为中心控制器,用未知元 件(R,L,C)与基准电阻串联作为一个半桥,MDAC TLC7524 作为另一个半桥,MSP430 单片机控制 DDS 芯片 AD9851 产生频率 可调的驱动信号驱动这两个并联的半桥,通过单片机调节...     

Simulink behavioral modeling of a 10-bit pipelined ADC

The increasing architecture complexity of data converters makes it necessary to use behavioral models to simulate their electrical performance and to determine their relevant data features. For this purpose, a specific data converter simulation environment has been developed which allows designers to perform time-domain behavioral simulations of pipelined analog to digital converters (ADCs). All the necessary blocks of this specific simulation environment have been implemented using the popular Matlab simulink environment. The purpose of this paper is to present the behavioral models of these blocks taking into account most of the pipelined ADC non-idealities, such as sampling jitter, noise, and operational amplifier parameters (white noise, finite DC gain, finite bandwidth, slew rate, and saturation voltages). Simulations, using a 10-bit pipelined ADC as a design example, show that in addition to the limits analysis and the electrical features extraction, designers can determine the specifications of the basic blocks in order to meet the given data converter requirements.     

一个用于12位40-MS/s低功耗流水线ADC的MDAC电路设计

文中设计了一个用于12位40MHz采样率低功耗流水线ADC的MDAC电路.通过对运放的分时复用,使得一个电路模块实现了两级MDAC功能,达到降低整个ADC功耗的目的.通过对MDAC结构的改进,使得该模块可以达到12bit精度的要求.通过优化辅助运放的带宽,使得高增益运放能够快速稳定.本设计在TSMC0.35μmmixsignal3.3V工艺下实现,在40MHz采样频率下,以奈奎斯特采样频率满幅(Vpp=2V)信号输入,其SINAD为73dB,ENOB为11.90bit,SFDR为89dB.整个电路消耗的动态功耗为9mW.     

High performance 14-bit pipelined redundant signed digit ADC

A novel architecture of a pipelined redundant-signed-digit analog to digital converter(RSD-ADC) is presented featuring a high signal to noise ratio(SNR), spurious free dynamic range(SFDR) and signal to noise plus distortion(SNDR) with efficient background correction logic. The proposed ADC architecture shows high accuracy with a high speed circuit and efficient utilization of the hardware. This paper demonstrates the functionality of the digital correction logic of 14-bit pipelined ADC at each 1.5 bit/stage. This prototype of ADC architecture accounts for capacitor mismatch, comparator offset and finite Op-Amp gain error in the MDAC(residue amplification circuit) stages. With the proposed architecture of ADC, SNDR obtained is 85.89 dB, SNR is 85.9 dB and SFDR obtained is 102.8 dB at the sample rate of 100 MHz. This novel architecture of digital correction logic is transparent to the overall system, which is demonstrated by using 14-bit pipelined ADC. After a latency of 14 clocks, digital output will be available at every clock pulse. To describe the circuit behavior of the ADC, VHDL and MATLAB programs are used. The proposed architecture is also capable of reducing the digital hardware. Silicon area is also the complexity of the design.     

A feed-forward time-multiplexed neural network with mixed-signal neuron-synapse arrays

A new time-multiplexed architecture is proposed for mixed-signal neural networks. MRIII is used for training the network which is more robust for implementing mixed-signal designs. The problem of node addressing and routing for implementing the MRIII is solved by performing the operations in current mode and using a counter. Arrays of mixed-signal multiplying-digital-to-analog (MDAC) blocks are used for synaptic multiplication. A compact architecture with a more linear transfer function is proposed for the MDAC to reduce the area, power consumption and noise. The proposed network is implemented using TSMC CMOS 0.18 μ technology. The results of an XOR (2-2-1) network are presented to show the generality of the design.     

微软数据访问组件应用研究

信息工程的核心系统是数据库管理系统,而数据访问技术是数据库管理系统软件开发的重点和难点。目前较为流行的开发平台是微软的Windows系列平台,而基于Windows平台的数据访问组件有很多种,根据开发环境选择合适的组件能大大提高开发效率和软件的性能。文中简要回顾微软的数据访问组件(MDAC)的发展历程,对目前常用的组件进行比较和分析并对最新的ADO.NET的体系结构和使用技术进行探讨。     

A 10-bit 80-MS/s opamp-sharing pipelined ADC with a switch-embedded dual-input MDAC

A 10-bit 80-MS/s opamp-sharing pipelined ADC is implemented in a 0.18-μm CMOS.An opampsharing MDAC with a switch-embedded dual-input opamp is proposed to eliminate the non-resetting and successive-stage crosstalk problems observed in the conventional opamp-sharing technique.The ADC achieves a peak SNDR of 60.1 dB(ENOB = 9.69 bits) and a peak SFDR of 76 dB,while maintaining more than 9.6 ENOB for the full Nyquist input bandwidth.The core area of the ADC is 1.1 mm~2 and the chip consumes 28 mW with a 1.8 V power supply.     

一种用于12位40MS/s流水线ADC的宽输入摆幅MDAC

设计了一个用于12位40 MS/s流水线A/D转换器的MDAC电路.为了实现这一较高精度,对传统1.5位/级电路的传输特性进行改进.在改进后电路的传输特性中,当输入信号摆幅加倍时,输出信号摆幅与传统结构相比保持不变,这样既提高了电路信噪比,又不增加运放设计的难度.另外,还设计了实现改进传输特性的电路结构.该MDAC采用TSMC 0.35μm 3.3 V工艺设计,以奈奎斯特频率采样时,仿真结果显示,电路的输入摆幅可达到输出摆幅的两倍,SINAD为73.4dB,ENOB为11.9位,SFDR为89.0 dB.与传统结构相比,EN0B和SFDR分别提高0.7位和7.7 dB.     

常见数据库连接方式比较

数据库连接是一个程序员必须掌握的基本技术之一。本文主要分析了Microsoft公司MDAC技术和ADO.NET Entity Framework技术,以及Sun公司JDBC技术的主要结构。