全文获取类型
收费全文 | 842篇 |
免费 | 89篇 |
国内免费 | 39篇 |
专业分类
电工技术 | 16篇 |
综合类 | 19篇 |
化学工业 | 6篇 |
金属工艺 | 3篇 |
机械仪表 | 3篇 |
建筑科学 | 15篇 |
水利工程 | 2篇 |
石油天然气 | 1篇 |
武器工业 | 1篇 |
无线电 | 205篇 |
一般工业技术 | 40篇 |
冶金工业 | 96篇 |
自动化技术 | 563篇 |
出版年
2024年 | 1篇 |
2023年 | 6篇 |
2022年 | 11篇 |
2021年 | 14篇 |
2020年 | 9篇 |
2019年 | 7篇 |
2018年 | 7篇 |
2017年 | 23篇 |
2016年 | 25篇 |
2015年 | 25篇 |
2014年 | 47篇 |
2013年 | 46篇 |
2012年 | 41篇 |
2011年 | 73篇 |
2010年 | 40篇 |
2009年 | 55篇 |
2008年 | 55篇 |
2007年 | 60篇 |
2006年 | 59篇 |
2005年 | 57篇 |
2004年 | 44篇 |
2003年 | 52篇 |
2002年 | 44篇 |
2001年 | 25篇 |
2000年 | 20篇 |
1999年 | 14篇 |
1998年 | 22篇 |
1997年 | 16篇 |
1996年 | 10篇 |
1995年 | 12篇 |
1994年 | 10篇 |
1993年 | 7篇 |
1992年 | 5篇 |
1991年 | 6篇 |
1990年 | 3篇 |
1989年 | 2篇 |
1988年 | 3篇 |
1987年 | 1篇 |
1985年 | 1篇 |
1982年 | 1篇 |
1981年 | 3篇 |
1980年 | 2篇 |
1978年 | 1篇 |
1975年 | 1篇 |
1974年 | 1篇 |
1964年 | 2篇 |
1959年 | 1篇 |
排序方式: 共有970条查询结果,搜索用时 15 毫秒
1.
In a typical embedded CPU, large on-chip storage is critical to meet high performance requirements. However, the fast increasing size of the on-chip storage based on traditional SRAM cells makes the area cost and energy consumption unsustainable for future embedded applications. Replacing SRAM with DRAM on the CPU’s chip is generally considered not worthwhile because DRAM is not compatible with the common CMOS logic and requires additional processing steps beyond what is required for CMOS. However a special DRAM technology, Gain-Cell embedded-DRAM (GC-eDRAM) [1], [2], [3] is logic compatible and retains some of the good properties of DRAM (small and low power). In this paper we evaluate the performance of a novel hybrid cache memory where the data array, generally populated with SRAM cells, is replaced with GC-eDRAM cells while the tag array continues to use SRAM cells. Our evaluation of this cache demonstrates that, compared to the conventional SRAM-based designs, our novel architecture exhibits comparable performance with less energy consumption and smaller silicon area, enabling the sustainable on-chip storage scaling for future embedded CPUs. 相似文献
2.
Xu Baowen Zhang Weifeng 《电子科学学刊(英文版)》2002,19(4)
The users' interest can be mined from the web cache and can be used widely. The interest can be specialized by the two-tuple (term, weight) in the simple interest model, in which the association relations are not mined, and then the interest cannot be associated in expressing the users' interest. Based on analyzing the WWW cache model, this letter brings forward a two-dimensional interest model and gives the interrelated methods on how to store the two-dimensional interest model effectively. 相似文献
3.
XuBaowen ZhangWeifeng 《电子科学学刊(英文版)》2002,19(4):399-402
The users‘ interest can be mined from the web cache and can be used widely.The interest can be specialized by the two-tuple(term,weight) in the simple interest model,in which the association relations are not mined.and then interest cannot be associated in expressing the users‘interest.Based on analyzing the WWW cache model,this letter brings forward a twodimensional interest model and gives the interrelated methods on how to store the two-dimensional interest model effectively. 相似文献
4.
流媒体技术是宽带网应用的支撑技术,在宽带建设中应用是最关键的,文章从宽带网建设的困惑谈起,详细介绍了流媒体技术的原理、实现方法,最后谈到世界上3家主流公司流媒体产品的基本情况。 相似文献
5.
We discuss specific features of Te-based compounds that made them the best materials for the phase-change data storage. It is demonstrated that the phase-change recording is due to a switch of Ge atoms between octahedral and tetrahedral symmetry positions within the Te face-centered cubic lattice. It is this nature of the transition that makes the Te-based media fast and stable. The driving force for this transition is also discussed. The chapter is concluded by introduction of a concept of the super-resolution near-field structure (super-RENS) disc that allows to reduce a bit size well below the diffraction limit and makes 100 GB/disc storage a reality. 相似文献
6.
Labouvie-Vief Gisela; Lumley Mark A.; Jain Elizabeth; Heinze Hillary 《Canadian Metallurgical Quarterly》2003,3(2):115
This research reports age and gender differences in cardiac reactivity and subjective responses to the induction of autobiographical memories related to anger, fear, sadness, and happiness. Heart rate (HR) and subjective state were assessed at baseline and after the induction of each emotion in 113 individuals (61 men, 52 women; 66% European American, 34% African American) ranging in age from 15 to 88 years (M = 50.0; SD = 20.2). Cardiac reactivity was lower in older individuals; however, for anger and fear, these age effects were significantly more pronounced for the women than the men. There were no gender differences in subjective responses, however, suggesting that the lower cardiac reactivity found among older people is dependent on gender and the specific emotion assessed. (PsycINFO Database Record (c) 2010 APA, all rights reserved) 相似文献
7.
We propose a general modeling framework to evaluate the performance of cache consistency algorithms. In addition to the usual hit rate, we introduce the hit* rate as a consistency measure, which captures the fraction of non-stale downloads from the cache. We apply these ideas to the analysis of the fixed TTL consistency algorithm in the presence of network delays. The hit and hit* rates are evaluated when requests and updates are modeled by renewal processes. Classical results on the renewal function lead to various bounds. 相似文献
8.
改善磁盘阵列性能的方法 总被引:5,自引:0,他引:5
磁盘阵列是解决计算机I/O瓶颈问题的有效方法之一,通过对现有磁盘阵列结构的研究,提出了4种改善磁盘阵列性能的方法,即良分利用磁盘带宽,平衡多盘的负载,减少奇偶检验数据存取时间和磁盘阵列Cache技术等,分析结果表明:在事务处理应用领域,利用Cache来把小写转化为大写可大大改善目前一般情况下,以一道数据大小来作为磁盘的基本存取大小是合适的选择,磁盘阵列负载平衡设计不足是指正常模式下系统请求在多盘间 相似文献
9.
Sven Beyer Christian Jacobi Daniel Kröning Dirk Leinenbach Wolfgang J. Paul 《International Journal on Software Tools for Technology Transfer (STTT)》2006,8(4-5):411-430
In the verified architecture microprocessor (VAMP) project we have designed, functionally verified, and synthesized a processor
with full DLX instruction set, delayed branch, Tomasulo scheduler, maskable nested precise interrupts, pipelined fully IEEE
compatible dual precision floating point unit with variable latency, and separate instruction and data caches. The verification
has been carried out in the theorem proving system PVS. The processor has been implemented on a Xilinx FPGA.
A shorter version of this article with the title “Instantiating uninterpreted functional units and memory system: functional
verification of the VAMP” appeared in [8]. The work reported here was done while all the authors were with Saarland University. 相似文献
10.
D. Mangelinck P. Gas T. Badche E. Taing F. Nemouchi C. Perrin-Pellegrino M. Vuaroqueaux S. Niel P. Fornara J. M. Mirabel L. Fares P. H. Albarede 《Microelectronic Engineering》2003,70(2-4):220-225
The formation of Ti silicides has been examined in flash memories with 0.25 μm linewidth by X-ray diffraction, scanning electron microscopy, and transmission electron microscopy. It has been observed that, after the first rapid thermal process and the selective metal etch, there is no silicide on the source and on a majority of drain contacts while C49-TiSi2 is found on the gate. A pre-amorphisation implant increases drastically the formation of C49-TiSi2 in the drain zone while modifications of annealing conditions have little impact. These results indicate that the formation of C49-TiSi2 is most likely controlled by nucleation and that this nucleation is sensitive to both the width and the length of the reaction zone. The formation of a Ti rich silicide may play an important role in this nucleation by decreasing the driving force for the formation of C49-TiSi2. Curiously enough, the formation of C49-TiSi2 appears thus as a major concern for the salicide process in flash memories. 相似文献