Current mode ADC design in a 0.5-μm CMOS process |
| |
引用本文: | 孙泳,来逢昌,叶以正.Current mode ADC design in a 0.5-μm CMOS process[J].半导体学报,2009,30(6):88-93. |
| |
作者姓名: | 孙泳 来逢昌 叶以正 |
| |
作者单位: | Microelectronics;Center;Harbin;Institute;Technology; |
| |
摘 要: | This paper presents a pipelined current mode analog to digital converter(ADC) designed in a 0.5-μm CMOS process.Adopting the global and local bias scheme,the number of interconnect signal lines is reduced numerously,and the ADC exhibits the advantages of scalability and portability.Without using linear capacitance,this ADC can be implemented in a standard digital CMOS process;thus,it is suitable for applications in the system on one chip(SoC) design as an analogue IP.Simulations show that the proposed current mode ADC can operate in a wide supply range from 3 to 7 V and a wide quantization range from ±64 to ±256 μA.Adopting the histogram testing method,the ADC was tested in a 3.3 V supply voltage/±64 μA quantization range and a 5 V supply voltage/±256 μA quantization range,respectively.The results reveal that this ADC achieves a spurious free dynamic range of 61.46 dB,DNL/INL are-0.005 to +0.027 LSB/-0.1 to +0.2 LSB,respectively,under a 5 V supply voltage with a digital error correction technique.
|
关 键 词: | CMOS工艺 电流模式 ADC 设计 微分非线性 供电电压 模式模拟 测试方法 |
本文献已被 CNKI 维普 万方数据 等数据库收录! |
| 点击此处可从《半导体学报》浏览原始摘要信息 |
|
点击此处可从《半导体学报》下载全文 |
|