针对线间串扰现象的静态定时分析

超深亚微米工艺下，线间串扰是导致电路故障的主要原因之一。尽管可能导致故障的线间串扰的数量巨大，但真正会引起故障的线间串扰却相对较少。因此，如果能在对电路验证或测试前进行静态定时分析，找出那些导致电路故障的线间串扰，则可以有效提高测试生成效率，并降低测试成本。基于此目的，文章在静态定时分析中引入对线间串扰 扰现象的分析，在线时延模型的基础上使用重叠跳变对故障模型，只需要求出与最长通路的重叠跳变对即可。在对ISCAS89基准电路的实验中，各电路需要测试的串扰数平均减少至10％以下。相对于已发表的实验结果，本文的实验结果具有较高的CPU效率。

Static Timing Analysis for the Line-to-Line Crosstalk Phenomenon

Current design trends show that crosstalk issues in deep sub-micron can cause severe problems of design validation and test. Although the number of all possible crosstalks that may cause faults is huge, the number of those that really cause faults is much smaller. So, the efficiency of test generation can be improved if the static timing analysis (STA) is done before it. In this paper, we introduce the analysis of crosstalk into the STA process. The overlapped transition pairs fault model is used based on the line delay model. Only transitions overlapped with the longest paths are considered during faults selection. Experimental results for the ISCAS'89 benchmark circuits show that the number of faults is reduced significantly to less than 10% of the original number of candidates. The CPU efficiency of our experimental results is better than that of the previous work.