| 基于CPLD的数字语音通信中复分接的设计 |
| |
| 引用本文： | 梁康,郑建生,黄海波.基于CPLD的数字语音通信中复分接的设计[J].电声技术,2004(8):38-40,45. |
| |
| 作者姓名： | 梁康 郑建生 黄海波 |
| |
| 作者单位： | 武汉大学,电子信息学院,湖北,武汉,430079;武汉大学,电子信息学院,湖北,武汉,430079;武汉大学,电子信息学院,湖北,武汉,430079 |
| |
| 摘 要： | 介绍了在数字语音通信中，利用在系统可编程技术和复杂可编程逻辑器件CPLD，实现数字语音的复接和分接；对干其中的单稳态电路的数字化和数字锁相环提取位同步信号也进行了详细的设计说明。
|
| 关 键 词： | 复接/分接 复杂可编程逻辑器件 位同步 数字锁相环 |
| 文章编号： | 1002-8684(2004)08-0038-03 |
Realization of Multiplexing and Demultiplexing Circuit with CPLD in Digital Audio Communication System |
| |
| LIANG Kang,ZHENG Jian-sheng,HUANG Hai-bo.Realization of Multiplexing and Demultiplexing Circuit with CPLD in Digital Audio Communication System[J].Audio Engineering,2004(8):38-40,45. |
| |
| Authors: | LIANG Kang ZHENG Jian-sheng HUANG Hai-bo |
| |
| Abstract: | With the In-System programmable technology and Complex Programmable Logic Device (CPLD),this paper has discussed the realization of multiplexing and demultiplexing in digital audio communication system. The digital realization of monostable circuit and extraction of bit-synchronous signal with digital phase lock loop are also introduced in detail. |
| |
| Keywords: | multiplexing/demultiplexing Complex Programmable Logic Device(CPLD) bit synchronization digital PLL |
| 本文献已被 CNKI 维普 万方数据 等数据库收录！ |
