A 50 MHz eight-tap adaptive equalizer for partial-response channels |
| |
Authors: | Wong C.S.H. Rudell J.C. Uehara G.T. Gray P.R. |
| |
Affiliation: | Dept. of Electr. Eng. & Comput. Sci., California Univ., Berkeley, CA; |
| |
Abstract: | A new architecture for digital implementation of the adaptive equalizer in Class IV partial-response maximum likelihood (PRML) channels employing parallelism and pipelining is described. The architecture was used in a prototype integrated circuit in a 1.2 μm CMOS technology to implement an eight-tap adaptive equalizer and Viterbi sequence detector which consumes a total of 70 mW from a 3.3 V supply operating at an input sampling rate of 50 MHz |
| |
Keywords: | |
|
|