| 静态时序分析方法的基本原理和应用 |
| |
| 引用本文： | 简贵胄,葛宁,冯重熙.静态时序分析方法的基本原理和应用[J].计算机工程与应用,2002,38(14):115-116,221. |
| |
| 作者姓名： | 简贵胄 葛宁 冯重熙 |
| |
| 作者单位： | 清华大学电子工程系,北京,100084 |
| |
| 摘 要： | 介绍了用于ASIC设计验证的静态时序分析方法的基本原理,并在此基础上给出了将该方法用于优化和验证可编程逻辑器件的设计实例。
|
| 关 键 词： | 数字系统 设计设计验证 静态时序分析 可编程逻辑器件 |
| 文章编号： | 1002-8331-(2002)14-0115-02 |
The Principles and Application of Static-timing Analysis |
| |
| Jian Guizhou Ge,Ning Feng Chongxi.The Principles and Application of Static-timing Analysis[J].Computer Engineering and Applications,2002,38(14):115-116,221. |
| |
| Authors: | Jian Guizhou Ge Ning Feng Chongxi |
| |
| Abstract: | This paper explicates about the principle of static-timing analysis,which is a timing-verification method of ASIC(application specified integrated circuit)design.This method provides productivity and performance gains for ASIC design,furthermore it can give more efficiency of resource usage in massive PLD(programmable logic device)design.A practical example pesentation demonstrated static-timing analysis merit. |
| |
| Keywords: | Digital system design Verification Static-timing analysis PLD |
| 本文献已被 CNKI 维普 万方数据 等数据库收录！ |
