CMOS substrate coupling modeling and analysis flow for submicron SoC design |
| |
Authors: | Email author" target="_blank">T?NoulisEmail author P?Baumgartner |
| |
Affiliation: | 1.Electronics Lab., Department of Physics,Aristotle University of Thessaloniki,Thessaloníki,Greece;2.Intel Germany GmbH (Intel Corporation),Neubiberg,Germany |
| |
Abstract: | CMOS technology substrate crosstalk modeling and a respective analysis flow that captures the affected circuit performance is described. The proposed methodology can be seamlessly integrated into any industrial Analog/RF circuit design flow, and be compatible within standard design environments. It provides accurate estimation of the substrate coupling effects and can estimate adequately all the mask design level isolation performance trends by adapting an advanced substrate modeling concept based on geometrical and process data. Different substrate model accuracy constraints can be invoked depending on the design phase and the simulation time needs. The provided accuracy is validated by correlating simulation results versus on wafer silicon measurements in a 28 nm CMOS set of ring oscillators with carrier frequency of 670 MHz. The mean error of the proposed method is 665 μV while the error sigma is 765 μV. |
| |
Keywords: | |
本文献已被 SpringerLink 等数据库收录! |
|