Model for yield and manufacturing prediction on VLSI designs foradvanced technologies, mixed circuitry, and memories |
| |
Authors: | Domer SM Foertsch SA Raskin GD |
| |
Affiliation: | Semicond. Products Sector, Motorola Inc., Chandler, AZ; |
| |
Abstract: | A yield model has been developed and validated for use in optimizing VLSI floorplanning in next generation products. The model successfully predicts yields and costs on a variety of products in CMOS, bipolar, and BiCMOS process flows from low cost DIP's and QFP's to more complex PGAs and flip chip package solutions. This paper discusses how the model was developed for use in evaluating the viability of next generation VLSI solutions. The model takes into account variables such as layout sensitivity, circuit redundancy, and learning curves in wafer, assembly, and test processing in determining the total manufacturing cost |
| |
Keywords: | |
|
|