Highly controllable dual-gate microcrystalline silicon thin film transistor processed at low temperature (T < 180 °C) |
| |
Authors: | K. Kandoussi E. JacquesN. Coulon C. SimonT. Mohammed-Brahim |
| |
Affiliation: | Institute of Electronics and Telecommunications of Rennes, IETR, University of Rennes 1, Bat. 11B, Campus de Beaulieu, 35042 Rennes Cedex, France |
| |
Abstract: | The addition of a top-gate to a bottom gate microcrystalline silicon thin film transistor (TFT) that is processed at a maximum temperature of 180 °C, is shown to lead to a very efficient control of the threshold voltage VTH. A real time control of CMOS pairing is then possible. The value of the coupling coefficient that is the ratio of the variation of VTH on the variation of the voltage of the top-gate control is 0.7. This efficient control is mainly due to the use of very thin, 50 nm thick, active layer and to its electrical quality that leads to a full depletion. |
| |
Keywords: | CMOS electronics Low temperature substrate Microcrystalline silicon DG-TFT |
本文献已被 ScienceDirect 等数据库收录! |