| 基于FPGA的波形发生器的设计与实现 |
| |
| 引用本文： | 丁国超,朱景福,池俊亚. 基于FPGA的波形发生器的设计与实现[J]. 齐齐哈尔轻工业学院学报, 2008, 0(3): 5-8 |
| |
| 作者姓名： | 丁国超 朱景福 池俊亚 |
| |
| 作者单位： | 黑龙江八一农垦大学信息技术学院,黑龙江大庆163319 |
| |
| 基金项目： | 黑龙江八一农垦大学硕士科研启动金资助 |
| |
| 摘 要： | 以嵌入式微处理器软核NIOS Ⅱ为核心，将微处理器、总线、数字频率合成器（DDS）、存储器、I／O接口等硬件设备集中在一片FPGA上，创建一个SOPC系统。通过软件编程实现不同频率，不同相位的波形。SoC系统的构建是利用Altera的设计工具Quartus Ⅱ并结合Verilog-HDL语言，采用硬件编程的方法进行实现的。通过实验验证，本系统达到了预定的要求，并证明了采用软硬件结合，利用DDS技术实现函数波形发生器的方法是可行的。
|
| 关 键 词： | FPGA 直接数字频率合成 任意波形发生器 |
Design and realization of waveform generator based on FPGA |
| |
| DING Guo-chao,ZHU Jing-fu,CHI Jun-ya. Design and realization of waveform generator based on FPGA[J]. , 2008, 0(3): 5-8 |
| |
| Authors: | DING Guo-chao ZHU Jing-fu CHI Jun-ya |
| |
| Affiliation: | (Collage of Information Technology, Heilongjiang August First Land Reclamation University, Heilongjiang Daqing 163319, China) |
| |
| Abstract: | The paper sets up a SOPC system based on the soft-core named NIOS Ⅱ. The system integrated some units such as microprocessor, bus, figure frequency synthesizer （DDS）, memory, I/O interface on a FPGA. We implement wave of different frequency and phase by program. SoC system is constructed by using tool named Quartus Ⅱ of Ahera and combining verilog-HDL language. Verifying by the experiment, this system reaches the scheduled demand. Meanwhile, we have testified the method that adopt soft to be tied in hardware and make use of the DDS technology to realize the wave generator is feasible. |
| |
| Keywords: | FPGA DDS-Tech arbitrary waveform generator |
| 本文献已被 维普 等数据库收录！ |
|
