Design for Testability of CMOS Analog Sum-Product Error-Control Decoders |
| |
Authors: | Mimi Yiu Winstead C. Gaudet V. Schlegel C. |
| |
Affiliation: | IEEE, Shanghai; |
| |
Abstract: | A built-in self-test (BIST) technique is presented for testing analog iterative decoders. Catastrophic circuit faults are detected by temporarily operating the analog soft gates in a digital mode. Self-testing operations are performed in the digital domain, thereby lowering the cost and complexity compared to alternative mixed-signal BIST approaches. A proof-of-concept CMOS integrated circuit realization of the BIST is also presented. BER measurements show that the added circuits do not interfere with the decoder's performance during normal operation. |
| |
Keywords: | |
|
|