首页 | 本学科首页   官方微博 | 高级检索  
     


Profiling interface traps in MOS transistors by the DCcurrent-voltage method
Authors:Chih-Tang Sah Neugroschel  A Han  KM Kavalieros  JT
Affiliation:Dept. of Electr. & Comput. Eng., Florida Univ., Gainesville, FL;
Abstract:Position profiling the interface trap density along the channel length of metal-oxide-silicon transistors by the Direct-Current Current-Voltage method is illustrated for five density variations: zero, peaked in drain junction space-charge layer, constant in channel, nonconstant in channel, and peaked in drain junction space-charge layer and nonconstant in channel. The interface trap densities were monitored by MOS transistor's d.c. body current and the density profiles were obtained from the body-drain and body-source differential conductance versus drain or source bias voltage. An experimental demonstration is given for a 1.6 μm n-channel Si MOS transistor with about 1011 traps/cm2 generated by channel hot electron stress
Keywords:
设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司  京ICP备09084417号