| 高速串行RapidIO总线背板信号完整性仿真研究 |
| |
| 引用本文： | 李彦,吴培明,寇小明.高速串行RapidIO总线背板信号完整性仿真研究[J].鱼雷技术,2011,19(3):167-171. |
| |
| 作者姓名： | 李彦 吴培明 寇小明 |
| |
| 作者单位： | 中国船舶重工集团公司第705研究所,陕西,西安,710075 |
| |
| 摘 要： | 信号完整性(SI)是高速电路设计面临的一个主要问题。对109 Hz以上高速信号的信号完整性问题从原理上进行了详细分析,并针对损耗、串扰、反射等因素提出了改善信号完整性的方法。在高速串行RapidIO总线背板的设计中,探索出一套利用HyperLynx工具进行仿真分析和设计验证的方法,即利用前仿真工具LineSim对影响信号完整性的主要参数进行评估,形成设计指导数据;利用后仿真工具BoardSim对布线后的高速背板进行验证,从理论上证明了高速串行RapidIO总线背板的设计是可行的。
|
| 关 键 词： | 信号完整性 高速串行RapidIO总线 背板 HyperLynx |
Signal Integrity Simulation of High Speed Serial RapidIO Bus Backboard |
| |
| LI Yan,WU Pei-ming,KOU Xiao-ming.Signal Integrity Simulation of High Speed Serial RapidIO Bus Backboard[J].Torpedo Technology,2011,19(3):167-171. |
| |
| Authors: | LI Yan WU Pei-ming KOU Xiao-ming |
| |
| Affiliation: | (The 705 Research Institute,China Shipbuilding Industry Corporation,Xi′an 710075,China) |
| |
| Abstract: | Signal integrity(SI) is a key problem in design of high speed bus.In this paper,the SI of high speed bus signal above 109Hz is analyzed,and ways to improve SI are put forward with respect to the influences of loss,crosstalk and reflection on SI.In the design of the high speed backboard,with the help of HyperLynx,a method for simulation and validation is proposed,in which LineSim is adopted to evaluate the main parameters affecting SI and achieve guiding data for design,and BoardSim is also adopted to valida... |
| |
| Keywords: | signal integrity(SI) high speed serial rapidIO bus backboard HyperLynx |
| 本文献已被 CNKI 维普 万方数据 等数据库收录！ |
|
