|
|||||
|
|
Formal Verification for Embedded System Designs |
|
| Authors: | Xi Chen Harry Hsieh Felice Balarin Yosinori Watanabe |
| Affiliation: | 1. University of California, Riverside, CA, USA 2. Cadence Berkeley Laboratories, Berkeley, CA, USA |
| Abstract: | |
| Keywords: | |
| 本文献已被 SpringerLink 等数据库收录！ | |