首页 | 本学科首页   官方微博 | 高级检索  
     


Transparent random access memory testing for pattern sensitive faults
Authors:M G Karpovsky  V N Yarmolik
Affiliation:(1) Research Laboratory of Design and Testing of Computer Hardware Department of Electrical, Computer and Systems Engineering, Boston University, 02215 Boston, MA, USA
Abstract:This paper presents a new methodology for RAM testing based on the PS(n, k) fault model (the k out of n pattern sensitive fault model). According to this model the contents of any memory cell which belongs to an n-bit memory block, or the ability to change the contents, is influenced by the contents of any k -1 cells from this block. The proposed methodology is a transparent BIST technique, which can be efficiently combined with on-line error detection. This approach preserves the initial contents of the memory after the test and provides for a high fault coverage for traditional fault and error models, as well as for pattern sensitive faults. This paper includes the investigation of testing approaches based on transparent pseudoexhaustive testing and its approximations by deterministic and pseudorandom circular tests. The proposed methodology can be used for periodic and manufacturing testing and require lower hardware and time overheads than the standard approaches.This work was supported by the NSF under Grant MIP9208487 and NATO under Grant 910411.
Keywords:random access memory  memory testing  transparent memory testing  built-in self-test  pseudoexhaustive memory testing  pattern sensitive faults  signature analysis
本文献已被 SpringerLink 等数据库收录!
设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司  京ICP备09084417号