基于以太网传输的图像处理系统设计及FPGA实现 |
| |
引用本文: | 高尚尚,王新宇,王小丫,王媛媛,王如刚,郭乃宏. 基于以太网传输的图像处理系统设计及FPGA实现[J]. 计算机测量与控制, 2022, 30(7): 213-218 |
| |
作者姓名: | 高尚尚 王新宇 王小丫 王媛媛 王如刚 郭乃宏 |
| |
作者单位: | 光电信息技术研究所,,,,, |
| |
基金项目: | 江苏省研究生实践创新计划项目资助(No: SJCX21_1517),江苏省高等学校自然科学研究重大项目资助(No: 19KJA110002),国家自然科学资助(No.61673108),江苏省高校自然科学研究面上项目(NO. 18KJD510010,19KJB510061),江苏省自然科学(No. BK20181050)。 |
| |
摘 要: | 为了保存经过采集和处理后的图像,并且确保传输图像的实时性和高效性,设计了一种远距离、高效率传输存储系统,该系统的FPGA主控芯片是Altera公司研发的Cyclone IV E系列,通过以太网中的UDP协议实现图像数据的传输。首先,通过摄像头OV5640进行图像数据的采集;其次,把采集到的数据进行图像预处理;然后,把处理后的图像通过SDRAM进行缓存;最后,通过网线利用UDP传输协议传输到上位机上进行保存。该方法适用于数据传输量大、传输距离远以及传输效率高等要求,并且能够实时的保存处理后的图像数据,为后续的处理奠定了基础。
|
关 键 词: | FPGA;UDP协议;OV5640;SDRAM;传输距离 |
收稿时间: | 2022-01-06 |
修稿时间: | 2022-02-07 |
Design of Image Processing System Based on Ethernet Transmission and FPGA Implementation |
| |
Abstract: | In order to save the collected and processed images and ensure the real-time and high-efficiency transmission images, a long-distance and high-efficiency transmission storage system is designed. The FPGA main control chip of the system is Cyclone IV E developed by Altera, and the transmission of image data through the UDP protocol in the Ethernet can be realized. First, the image data is collected through the camera OV5640; secondly, the collected image data is preprocessed, and then, the processed image is cached through SDRAM; finally, it is transmitted to the host computer through the network cable using the UDP transmission protocol. This method is suitable for the requirements of large data transmission volume, long transmission distance and high transmission efficiency. And it can save processed image data in real time, laying a foundation for subsequent processing. |
| |
Keywords: | Field Programmable Gate Array(FPGA) UDP protocol OV5640 SDRAM Transmission distance |
|
| 点击此处可从《计算机测量与控制》浏览原始摘要信息 |
|
点击此处可从《计算机测量与控制》下载免费的PDF全文 |
|