Reduced Memory and Low Power Architectures for CORDIC-based FFT Processors |
| |
Authors: | Erdal Oruklu Xin Xiao Jafar Saniie |
| |
Affiliation: | (1) Department of Electrical and Computer Engineering, Illinois Institute of Technology, 3301 South Dearborn Street, Chicago, IL 60616, USA |
| |
Abstract: | This paper presents a pipelined, reduced memory and low power CORDIC-based architecture for fast Fourier transform implementation. The proposed algorithm utilizes a new addressing scheme and the associated angle generator logic in order to remove any ROM usage for storing twiddle factors. As a case study, the radix-2 and radix-4 FFT algorithms have been implemented on FPGA hardware. The synthesis results match the theoretical analysis and it can be observed that more than 20% reduction can be achieved in total memory logic. In addition, the dynamic power consumption can be reduced by as much as 15% by reducing memory accesses. |
| |
Keywords: | |
本文献已被 SpringerLink 等数据库收录! |
|