| ADC模拟输入阻抗测试及窄带网络匹配技术 |
| |
| 引用本文： | 李静,俞宙. ADC模拟输入阻抗测试及窄带网络匹配技术[J]. 微电子学, 2014, 0(5): 687-691 |
| |
| 作者姓名： | 李静 俞宙 |
| |
| 作者单位： | 中国电子科技集团公司 第二十四研究所, 重庆 400060;模拟集成电路重点实验室, 重庆 400060 |
| |
| 摘 要： | 讨论了高速流水线ADC模拟输入前端的一般结构及其等效模型,在此基础上介绍了该类型ADC模拟输入端的阻抗测量原理和一种适用于窄带应用的ADC模拟输入端谐振匹配网络设计方法。最后,以某14位250 MS/s无缓冲ADC为例,详细介绍了模拟输入阻抗测量以及匹配设计步骤,并给出匹配优化后的测试结果。
|
| 关 键 词： | A/D转换器 模拟输入网络 阻抗测试 阻抗匹配 |
| 收稿时间： | 2014-01-06 |
Impedance Measurement and Narrowband Network Matching Technology of Analog Input for ADC |
| |
| LI Jing and YU Zhou. Impedance Measurement and Narrowband Network Matching Technology of Analog Input for ADC[J]. Microelectronics, 2014, 0(5): 687-691 |
| |
| Authors: | LI Jing and YU Zhou |
| |
| Affiliation: | Sichuan Institute of Solid-State Circuits, China Electronics Technology Group Corporation, Chongqing 400060, P.R.China;Science and Technology on Analog Integrated Circuit Laboratory, Chongqing 400060, P.R.China |
| |
| Abstract: | The general structure and the equivalent mode for the analog front end of high speed pipeline ADC were discussed. On this basis, the principle of impedance testing and a method to design the narrowband resonant matching network for the analog front end were introduced. For a 14 bit ADC with sampling rate up to 250 MS/s, the design steps of impedance testing and matching for the analog front end were proposed. The matching had been optimized, and the test results were given. |
| |
| Keywords: | |
|
| 点击此处可从《微电子学》浏览原始摘要信息 |
|
点击此处可从《微电子学》下载全文 |
|
