A scalable high-performance computing solution for networks onchips |
| |
Abstract: | The Eclipse network-on-a-chip architecture uses a sophisticated parallel programming model, realized through multithreaded processors, interleaved memory modules, and a high-capacity interconnection network to support system-on-a-chip designs |
| |
Keywords: | |
|
|