A 40-GHz frequency divider in 0.18-/spl mu/m CMOS technology |
| |
Authors: | Lee J. Razavi B. |
| |
Affiliation: | Electr. Eng. Dept., Univ. of California, Los Angeles, CA, USA; |
| |
Abstract: | An analysis of regenerative dividers predicts the required phase shift or selectivity for proper operation. A divider topology is introduced that employs resonance techniques by means of on-chip spiral inductors to tune out the device capacitances. Configured as two cascaded /spl divide/2 stages, the circuit achieves a frequency range of 2.3 GHz at 40 GHz while consuming 31 mW from a 2.5-V supply. |
| |
Keywords: | |
|
|