Combining temporal partitioning and temporal placement techniques for communication cost improvement |
| |
Authors: | Bouaoui Ouni Ramzi Ayadi Abdellatif Mtibaa |
| |
Affiliation: | Laboratory of Electronic and Microelectronic, Faculty of Science at Monastir, 5000 Monastir, Tunisia |
| |
Abstract: | In this paper, we present a typical temporal partitioning methodology that temporally partitions a data flow graph on reconfigurable system. Our approach optimizes the communication cost of the design. This aim can be reached by minimizing the transfer of data required between design partitions and the routing cost between FPGA modules. Consequently, our algorithm is composed by two main steps. The first step aims to find a temporal partitioning of the graph. This step gives the optimal solution in term of communication cost. Next, our approach builds the best architecture, on a partially reconfigurable FPGA, that gives the lowest routing cost between modules. The proposed methodology was tested on several examples on the Xilinx Virtex-II pro. The results show significant reduction in the communication cost compared with others famous approaches used in this field. |
| |
Keywords: | Temporal partitioning Temporal placement Partially reconfigurable architecture VLSI application FPGA-Engineering Computer Aided Design |
本文献已被 ScienceDirect 等数据库收录! |