首页 | 本学科首页   官方微博 | 高级检索  
     


Test bed for real-time image acquisition and processing systems based on FlexRIO,CameraLink, and EPICS
Affiliation:1. Grupo de Investigación en Instrumentación y Acústica Aplicada, Universidad Politécnica de Madrid (UPM), Spain;2. Asociación EURATOM/CIEMAT para Fusión, Madrid, Spain;3. Centro de Investigación en Tecnologías Software y Sistemas Multimedia para la Sostenibilidad, Universidad Politécnica de Madrid (UPM), Spain;1. Princeton Plasma Physics Laboratory, Princeton, NJ 08543, USA;2. Princeton H.S., Princeton, NJ 08540, USA;3. Nova Photonics, Princeton, NJ 08543, USA;1. College of Communication Engineering, Jilin University, 5372 Nanhu Road, Changchun 130012, China;2. Changchun Institute of Optics, Fine Mechanics and Physics, Chinese Academy of Sciences, 3888 Nanhu Road, Changchun 130033, China;3. Graduate School of Chinese Academy of Sciences, Beijing 100039, China;1. Massachusetts Institute of Technology, 175 Albany Street, Cambridge, MA 02139, USA;2. Consorzio RFX, Euratom-ENEA Association, Corso Stati Uniti 4, Padova 35127, Italy
Abstract:Image diagnostics are becoming standard ones in nuclear fusion. At present, images are typically analyzed off-line. However, real-time processing is occasionally required (for instance, hot-spot detection or pattern recognition tasks), which will be the objective for the next generation of fusion devices. In this paper, a test bed for image generation, acquisition, and real-time processing is presented. The proposed solution is built using a Camera Link simulator, a Camera Link frame-grabber, a PXIe chassis, and offers software interface with EPICS. The Camera Link simulator (PCIe card PCIe8 DVa C-Link from Engineering Design Team) generates simulated image data (for example, from video-movies stored in fusion databases) using a Camera Link interface to mimic the frame sequences produced with diagnostic cameras. The Camera Link frame-grabber (FlexRIO Solution from National Instruments) includes a field programmable gate array (FPGA) for image acquisition using a Camera Link interface; the FPGA allows for the codification of ad-hoc image processing algorithms using LabVIEW/FPGA software. The frame grabber is integrated in a PXIe chassis with system architecture similar to that of the ITER Fast Controllers, and the frame grabber provides a software interface with EPICS to program all of its functionalities, capture the images, and perform the required image processing. The use of these four elements allows for the implementation of a test bed system that permits the development and validation of real-time image processing techniques in an architecture that is fully compatible with that of the ITER Fast Controllers. This paper provides a specific example of a pattern search in a movie, its real-time implementation, and a performance analysis of the entire platform.
Keywords:Real-time  Image processing  FlexRIO  FPGA  EPICS  Camera Link
本文献已被 ScienceDirect 等数据库收录!
设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司  京ICP备09084417号