首页 | 本学科首页   官方微博 | 高级检索  
     


Computing and Minimizing Cache Vulnerability to Transient Errors
Authors:Wei Zhang
Affiliation:Dept. of Electr. & Comput. Eng., Southern Illinois Univ. Carbondale, Carbondale, IL;
Abstract:Using a cache vulnerability factor to measure the susceptibility of cache memories to transient errors at the architecture level can help designers make appropriate cost and reliability trade-offs at early design cycles. Two early write-back strategies can also improve the reliability of write-back data caches without compromising performance.
Keywords:
设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司  京ICP备09084417号