| 基于FPGA的IRIG-B码解码器的实现 |
| |
| 引用本文： | 吴卫,陈建军,宋虎. 基于FPGA的IRIG-B码解码器的实现[J]. 雷达与对抗, 2009, 0(3): 37-40 |
| |
| 作者姓名： | 吴卫 陈建军 宋虎 |
| |
| 作者单位： | 南京船舶雷达研究所,南京210003 |
| |
| 摘 要： | 介绍了一种基于FPGA的IR IG-B码解码的硬件实现新方法。工程应用结果表明其具有简单实用、精度高、抗干扰性强等优点。
|
| 关 键 词： | 时统设备 IRIG-B FPGA |
The implementation of IRIG-B decoder based on FPGA |
| |
| WU Wei,CHEN Jian-jun,SONG Hu. The implementation of IRIG-B decoder based on FPGA[J]. Radar & Ecm, 2009, 0(3): 37-40 |
| |
| Authors: | WU Wei CHEN Jian-jun SONG Hu |
| |
| Affiliation: | (Nanjing Marine Radar Institute, Nanjing 210003 ) |
| |
| Abstract: | A new method of the hardware implementation of IRIG-B decoding based on FPGA is introduced, and the engineering applications indicate that the method has its advantages of simplicity, practicality, high precision and anti-jamming capability. |
| |
| Keywords: | IRIG-B FPGA |
| 本文献已被 维普 等数据库收录！ |
|
