A parallel logic system on a multicomputer architecture |
| |
Authors: | M. Cannataro G. Spezzano D. Talia |
| |
Affiliation: | CRAI, Località S. Stefano, Rende (CS), Italy |
| |
Abstract: | This paper describes the implementation of a logic programming language on a massively parallel architecture. This implementation is based on the AND/OR Process Model which allows the exploitation of both AND and OR parallelism in logic programs. A distributed memory model is used, and a decentralized control mechanism has been designed. The multicomputer, which the system has been implemented on, consists of a network of Inmos Transputers. The AND/OR processes are implemented as Occam processes mapped onto the Transputer nodes. After the presentation of the system architecture and a deep discussion of the distributed memory management, some preliminary performance results are discussed. |
| |
Keywords: | |
本文献已被 ScienceDirect 等数据库收录! |
|