| 低电压低功耗带通Sigma Delta调制器的设计 |
| |
| 引用本文： | 程剑平,朱卓娅,魏同立.低电压低功耗带通Sigma Delta调制器的设计[J].电子学报,2005,33(11):2051-2055. |
| |
| 作者姓名： | 程剑平 朱卓娅 魏同立 |
| |
| 作者单位： | 东南大学微电子中心,江苏南京 210096 |
| |
| 摘 要： | 本文设计了一种符合双标准接收机要求的一位四阶带通调制器.为了实现低电压低功耗设计的要求,改进了调制器结构,并进行了从系统到电路模块的优化.采用0.35μm CMOS工艺,Hspice和Matlab联合模拟表明:在2V电源电压下,调制器在GSM和WCDMA系统中的DR分别为86dB和36dB,而功耗仅为10.5mW和12mW.
|
| 关 键 词： | 带通∑Δ调制 低功耗 低电压运放 自举开关 |
| 文章编号： | 0372-2112（2005）11-2051-05 |
| 收稿时间： | 2005-01-31 |
| 修稿时间： | 2005-01-312005-06-28 |
The Design of Low Voltage Low Power Bandpass Sigma Delta Modulator |
| |
| CHENG Jian-ping,ZHU Zhuo-ya,WEI Tong-li.The Design of Low Voltage Low Power Bandpass Sigma Delta Modulator[J].Acta Electronica Sinica,2005,33(11):2051-2055. |
| |
| Authors: | CHENG Jian-ping ZHU Zhuo-ya WEI Tong-li |
| |
| Affiliation: | Microelectronic Center,Southeast University,Jiangsu,Nangjing 210096,China |
| |
| Abstract: | This paper presented a single-bit fourth-order sigma delta modulator for dual-standard receiver.The low voltage and low power target is attained by improving the modulator structure and optimizing from system to circuit blocks.Hspice and Matlab co-simulation with 0.35μm CMOS technology indates that dynamic range is 86dB for GSM,36dB for WCDMA respectively and power dissipation is only 10.5mW and 12mW with 2V power supply. |
| |
| Keywords: | bandpass sigma delta modulation low power low voltage operational amplifier bootstraped switch |
| 本文献已被 CNKI 维普 万方数据 等数据库收录！ |
| 点击此处可从《电子学报》浏览原始摘要信息 |
|
点击此处可从《电子学报》下载全文 |
