CMOS design of a four-quadrant multiplier based on a novel squarer circuit |
| |
Authors: | Naser Beyraghi Abdollah Khoei Khayrollah Hadidi |
| |
Affiliation: | 1. Microelectronics Research Laboratory, Urmia University, Urmia, Iran
|
| |
Abstract: | In this paper a CMOS current-mode analog multiplier circuit based on a novel current-mode squarer circuit is proposed. The circuit is simulated using HSPICE simulator and designed in 0.35 µm standard CMOS technology with ± 1.5 V supply voltage. The simulation results of proposed multiplier for input current range of ±10 μA demonstrate a ?3 dB bandwidth of 24.5 MHz, 475 μW as maximum power consumption, nonlinearity of 1.3 % and a THD of 0.87 % at 1 MHz. |
| |
Keywords: | |
本文献已被 SpringerLink 等数据库收录! |