CMOS voltage-mode quaternary look-up tables for multi-valued FPGAs |
| |
Authors: | RCG da Silva H Boudinov |
| |
Affiliation: | a CEITEC, Brazil b INESC Lisboa, Portugal c Universidade Federal do Rio Grande do Sul, Brazil |
| |
Abstract: | Field programmable gate arrays usage has been growing steadily for years now. Their popularity stems from the fact that they can be reprogrammed to implement any function, with any amount of parallelism. Unfortunately, exactly due to their flexibility, FPGAs require a huge amount of resources, in the form of LUTs and routing switches, and these can take up to 90% of the chip area. In this paper we present the development of a low-power full CMOS multiple-valued logic to build a LUT for FPGAs. Several circuits are mapped to quaternary LUTs and compared to their binary counterpart. Results show great improvements in terms of area and power consumption. Moreover, we show the positive impact of the proposed architecture in the global reduction of routing switches and wiring, and hence in the total FPGA area. |
| |
Keywords: | Quaternary logic Low power circuits Reconfigurable circuits Circuits for future technologies |
本文献已被 ScienceDirect 等数据库收录! |
|