| 应用于高速CMOS图像传感器的具有动态功耗控制的12比特紧凑型列并行逐次逼近ADC |
| |
| 引用本文： | 李全良,刘力源,韩烨,曹中祥,吴南健.应用于高速CMOS图像传感器的具有动态功耗控制的12比特紧凑型列并行逐次逼近ADC[J].半导体学报,2014,35(10):105008-8. |
| |
| 作者姓名： | 李全良 刘力源 韩烨 曹中祥 吴南健 |
| |
| 基金项目： | Project supported by the National Natural Science Foundation of China;and the Special Funds for Major State Basic Research Project of China |
| |
| 摘 要： | 本文提出了一个应用于高速CMOS图像传感器的12比特列并行逐次逼近模数转换器。为了减小面积并使它的版图与两倍的像素间距相适应，采用了分段二进制权重开关电容数模转化器和交错结构的金属-氧化物-金属单位电容。为了消除单位电容上极板的寄生电容，提出了电场屏蔽的版图结构画法。提出了动态功耗控制技术，有效地降低了读出通道的功耗。用片外前台数字校准算法补偿开关电容数模转化器电容失配引起的非线性。芯片采用1P5M CMOS图像传感器工艺制造，其面积为20×2020μm2。采样率为833kS/s时，校准后的DNL、INL、ENOB分别为：0.9/-1 LSB、1/-1.1LSB、11.24比特。在1.8V的电源电压下，功耗为0.26 mW。随着帧率的减小，功耗线性减少。
|
| 关 键 词： | 列并行，逐次逼近模数转换器，二进制权重电容数模转化器，分段电容数模转化器，动态功耗控制，前台数字校准 |
A 12-bit compact column-parallel SAR ADC with dynamic power control technique for high-speed CMOS image sensors |
| |
| Li Quanliang,Liu Liyuan,Han Ye,Cao Zhongxiang and Wu Nanjian.A 12-bit compact column-parallel SAR ADC with dynamic power control technique for high-speed CMOS image sensors[J].Chinese Journal of Semiconductors,2014,35(10):105008-8. |
| |
| Authors: | Li Quanliang Liu Liyuan Han Ye Cao Zhongxiang and Wu Nanjian |
| |
| Affiliation: | State Key Laboratory of Superlattices and Microstructures, Institute of Semiconductors, Chinese Academy of Sciences, Beijing 100083, China;State Key Laboratory of Superlattices and Microstructures, Institute of Semiconductors, Chinese Academy of Sciences, Beijing 100083, China;State Key Laboratory of Superlattices and Microstructures, Institute of Semiconductors, Chinese Academy of Sciences, Beijing 100083, China;State Key Laboratory of Superlattices and Microstructures, Institute of Semiconductors, Chinese Academy of Sciences, Beijing 100083, China;State Key Laboratory of Superlattices and Microstructures, Institute of Semiconductors, Chinese Academy of Sciences, Beijing 100083, China |
| |
| Abstract: | |
| |
| Keywords: | column-parallel successive approximation register analog-to-digital converter binary-weighted capacitor digital-to-analog converter (CDAC) segmented CDAC dynamic power control comparator noise foreground digital calibration |
| 本文献已被 万方数据 等数据库收录！ |
| 点击此处可从《半导体学报》浏览原始摘要信息 |
|
点击此处可从《半导体学报》下载全文 |
|
