首页 | 本学科首页   官方微博 | 高级检索  
     

基于FPGA的面阵CCD驱动时序设计
引用本文:韩军,杨少华,尚小燕.基于FPGA的面阵CCD驱动时序设计[J].光学仪器,2014,36(1):67-71.
作者姓名:韩军  杨少华  尚小燕
作者单位:西安工业大学 光电工程学院, 陕西 西安 710025;西安工业大学 光电工程学院, 陕西 西安 710025;西安工业大学 光电工程学院, 陕西 西安 710025
摘    要:针对柯达公司的前照明行间转移型面阵CCD KAI-0340,对它的驱动时序进行详细的分析,设计满足CCD工作脉冲的驱动时序。采用Altera公司的可编程逻辑器件(FPGA)作为核心控制器件,完成自顶而下的模块设计,实现了硬件电路设计的软件化,开发效率得到了提高,软件程序可重复编程和修改。实验的仿真结果表明,设计的驱动时序能够满足CCD KAI-0340的正常工作。

关 键 词:面阵CCD  行间转移  驱动时序  FPGA
收稿时间:2013/11/20

The design of drive timing generation of array CCD based on FPGA
HAN Jun,YANG Shaohua and SHANG Xiaoyan.The design of drive timing generation of array CCD based on FPGA[J].Optical Instruments,2014,36(1):67-71.
Authors:HAN Jun  YANG Shaohua and SHANG Xiaoyan
Affiliation:School of Optoelectronic Engineering, Xi'an Technological University, Xi'an 710025, China;School of Optoelectronic Engineering, Xi'an Technological University, Xi'an 710025, China;School of Optoelectronic Engineering, Xi'an Technological University, Xi'an 710025, China
Abstract:A detailed analysis was carried out of the requirements of the driving timing sequence of the progressive scan interline CCD KAI-0340 produced by Kodak Company. The programmable logic device(FPGA)of Altera Company was used for designing CCD driving timing sequence, which could enable the use of software in the designing of hardware circuit and improve development efficiency because the software was reprogrammable and modifiable. Results of experimental simulation showed that the designed sequence could meet the demand of the CCD KAI-0340.
Keywords:area CCD  Interline transfer  driving timing sequence  FPGA
本文献已被 CNKI 维普 等数据库收录!
点击此处可从《光学仪器》浏览原始摘要信息
点击此处可从《光学仪器》下载全文
设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司  京ICP备09084417号