| 算术逻辑单元的优化设计 |
| |
| 引用本文： | 朱一杰,张曦,俞军. 算术逻辑单元的优化设计[J]. 微电子学与计算机, 2004, 21(9): 155-157 |
| |
| 作者姓名： | 朱一杰 张曦 俞军 |
| |
| 作者单位： | 复旦大学专用集成电路与系统国家重点实验室,上海,200433 |
| |
| 摘 要： | 文章提出一种新颖的、两级流水线的ALU设计方案。在对传统与或结构ALU分析的基础上．利用等价转换数学原理将原来的指令进行形式上的变化，使用全加器作为第二级运算单元，充分地简化第一级运算单元中的函数发生器，以达到减少控制端的数目、控制译码电路的规模、降低面积和功耗的目的。
|
| 关 键 词： | 算术逻辑单元 两级运算 结构 等价转换 |
| 文章编号： | 1000-7180(2004)09-155-03 |
| 修稿时间： | 2004-03-11 |
Architecture Optimization of ALU |
| |
| ZHU Yi-jie,ZHANG Xi,YU Jun. Architecture Optimization of ALU[J]. Microelectronics & Computer, 2004, 21(9): 155-157 |
| |
| Authors: | ZHU Yi-jie ZHANG Xi YU Jun |
| |
| Abstract: | A novel and two-staged ALU architecture is developed in this paper, based on analyzing the traditional ALU, according to mathematics principle of equivalent transformation transform the original instruction.Using adder as the second-stage, simplify the generation block, which is the first-stage.It can decrease the number of controllers and scale of the encoding circuit. As a result, the area and power expenditure have been improved. |
| |
| Keywords: | ALU Two-staged Architecture Equivalent transformation |
| 本文献已被 CNKI 维普 万方数据 等数据库收录！ |
