| 基于功能虚拟原型的验证方法 |
| |
| 引用本文： | 江洪波,黄盈. 基于功能虚拟原型的验证方法[J]. 电子科技大学学报(自然科学版), 2008, 37(2): 258-261 |
| |
| 作者姓名： | 江洪波 黄盈 |
| |
| 作者单位： | 华中科技大学电子与信息工程系,武汉,510006;电子科技大学计算机科学与工程学院,成都,610054 |
| |
| 摘 要： | 为解决片上系统验证和设计不能同步、系统级验证效率低下的问题,该文基于统一验证方法提出一种基于可演化模型的三级验证过程模型。该模型由系统级、行为级和RTL级三级功能虚拟原型演化模型构成,在不同设计阶段复用相同的系统级验证环境,可减少验证的重复工作,将其应用于设计的整个流程,可成功地实现验证和设计同步,提高验证效率。
|
| 关 键 词： | 仿真 功能虚拟模型 片上系统 统一验证方法 |
| 收稿时间： | 2007-06-04 |
| 修稿时间： | 2007-06-04 |
Verification Methodology Based on FVP |
| |
| JIANG Hong-Bo,HUANG Ying. Verification Methodology Based on FVP[J]. Journal of University of Electronic Science and Technology of China, 2008, 37(2): 258-261 |
| |
| Authors: | JIANG Hong-Bo HUANG Ying |
| |
| Affiliation: | 1.Department of Electronics and Information Engineering,Huazhong University of Science and Technology Wuhan 510006;2.School of Computer Science and Engineering,University of Electronic Science and Technology of China Chengdu 610054 |
| |
| Abstract: | Given the complexity of the functionality of system on chip (SOC), one of the main challenges of current IC design is no more than verification. We implemente a functional virtual prototype (FVP) according to the blueprint of unified verification methodology to solve the synchronization between design and verification in SOC development. The FVP is based on three levels of models:system-level, behavior-level, and register transfer level (RTL). The efficiency of verification can be improved by using FVP as a system-level model. |
| |
| Keywords: | |
| 本文献已被 维普 万方数据 等数据库收录！ |
| 点击此处可从《电子科技大学学报(自然科学版)》浏览原始摘要信息 |
|
点击此处可从《电子科技大学学报(自然科学版)》下载全文 |
|
