| 基于Cadence—Allegro的高速PCB设计信号完整性分析与仿真 |
| |
| 引用本文： | 覃婕,阎波,林水生. 基于Cadence—Allegro的高速PCB设计信号完整性分析与仿真[J]. 现代电子技术, 2011, 34(10): 169-171,178 |
| |
| 作者姓名： | 覃婕 阎波 林水生 |
| |
| 作者单位： | 电子科技大学通信与信息工程学院,四川成都,611731 |
| |
| 基金项目： | 国家"863"计划资助项目 |
| |
| 摘 要： | 信号完整性问题已成为当今高速PCB设计的一大挑战，传统的设计方法无法实现较高的一次设计成功率，急需基于EDA软件进行SI仿真辅助设计的方法以解决此问题。在此主要研究了常见反射、串扰、时序等信号完整性问题的基础理论及解决方法，并基于IBIS模型，采用Cadence．Alkgro软件的Specctraquest和Sigxp组件工具时设计的高速14位ADC／DAC应用景婉实制进行了SI仿真与分析，验证了常见SI问题解决方法的正确性。
|
| 关 键 词： | 高速PCB设计中 信号完整性 反射 串扰 时序 SI分析及仿真 |
Signal Integrity Analysis and Simulation in High-speed PCB Design Based on Cadence_Allegro |
| |
| QIN Jie,YAN Bo,LIN Shui-sheng. Signal Integrity Analysis and Simulation in High-speed PCB Design Based on Cadence_Allegro[J]. Modern Electronic Technique, 2011, 34(10): 169-171,178 |
| |
| Authors: | QIN Jie YAN Bo LIN Shui-sheng |
| |
| Affiliation: | QIN Jie,YAN Bo,LIN Shui-sheng(School of Communication and Information Engineering,University of Electronic Science and Technology of China,Chengdu 611731,China) |
| |
| Abstract: | Signal Integrity(SI) problem has became one of the greatest challenge in high-speed PCB design area,the traditional design method is hard to realize high once-through design success,SI simulation aided design method based on EDA software is demanded to solve this problem.The basic theory and solutions of some normal SI problems such as reflection,crosstalk and timing are researched.SI analysis and simulation of a high-speed 14bits ADC/DAC application system based on Specctraquest and Sigxp in Cadence_Allegr... |
| |
| Keywords: | high-speed PCB design signal integrity(SI) reflection crosstalk timing SI analysis and simulation |
| 本文献已被 CNKI 维普 万方数据 等数据库收录！ |
