| 一种面积有效缩减的AES算法硬件实现 |
| |
| 引用本文： | 付晓丽,张晓彤,王沁,刘大力,刘文庆.一种面积有效缩减的AES算法硬件实现[J].计算机工程,2006,32(22):159-161. |
| |
| 作者姓名： | 付晓丽 张晓彤 王沁 刘大力 刘文庆 |
| |
| 作者单位： | 1. 北京科技大学信息工程学院,北京,100083
2. 北京多思科技工业园有限公司,北京,100083 |
| |
| 基金项目： | 国家密码委员会科研基金 |
| |
| 摘 要： | 给出了在一种安全处理器(SSX11-140)中有效缩减AES算法硬件实现面积的设计方案。该方案对轮密钥存储、列混合变换及其逆变换等操作进行了优化处理，并在密钥扩展、加密计算及解密计算中对S-盒、列混合变换等关键计算部件进行了复用。实验结果表明，该设计在满足实际应用性能需求的同时，有效地减小了硬件实现面积，可应用于小规模体系结构中。
|
| 关 键 词： | 高级数据加密标准 Rijndael 面积有效缩减 硬件实现 |
| 文章编号： | 1000-3428（2006）22-0159-03 |
| 收稿时间： | 11 28 2005 12:00AM |
| 修稿时间： | 2005-11-28 |
Efficient Area Reduction Solution for Hardware Implementation of AES Algorithm |
| |
| FU Xiaoli,ZHANG Xiaotong,WANG Qin,LIU Dali,LIU Wenqing.Efficient Area Reduction Solution for Hardware Implementation of AES Algorithm[J].Computer Engineering,2006,32(22):159-161. |
| |
| Authors: | FU Xiaoli ZHANG Xiaotong WANG Qin LIU Dali LIU Wenqing |
| |
| Affiliation: | 1. Information Engineering School, Beijing University of Science and Technology, Beijing 100083 2. T-macro Corporation of Beijing, Beijing 100083 |
| |
| Abstract: | This paper proposes a novel efficient area reduction solution for hardware implementation of the advanced encryption standard(AES) algorithm which works in SSX11-140 secure processor architecture.It presents an optimization design in subkeys saving and MixColumns/InvMixColumns operations;The key expansion and the encryption/decryption implementations share the key components such as S-BOX and mix columns.The experiment result shows that the design can satisfy the requirements of the factual application,in the same time it can reduce the area cost effectively,and can be applied in smart architectures. |
| |
| Keywords: | Rijndael |
| 本文献已被 CNKI 维普 万方数据 等数据库收录！ |
| 点击此处可从《计算机工程》浏览原始摘要信息 |
|
点击此处可从《计算机工程》下载全文 |
